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ABSTRACT
This thesis investigates different unidirectional topologies for the on-board charger
in an electric vehicle and proposes soft-switching solutions in both the AC/DC and
DC/DC stage of converter with a power rating of 3.3 kW. With an overview on
different charger topologies and their applicability with respect to the target spec-
ification a soft-switching technique to reduce the switching losses of a single phase
boost-type PFC is proposed. This work is followed by a modification to the popular
soft-switching topology, the dual active bridge (DAB) converter for application re-
quiring unidirectional power flow. The topology named as the semi-dual active bridge
(S-DAB) is obtained by replacing the fully active (four switches) bridge on the load
side of a DAB by a semi-active (two switches and two diodes) bridge. The operating
principles, waveforms in different intervals and expression for power transfer, which
differ significantly from the basic DAB topology, are presented in detail. The zero-
voltage switching (ZVS) characteristics and requirements are analyzed in detail and
compared to those of DAB. A small-signal model of the new configuration is also
derived. The analysis and performance of S-DAB are validated through extensive
simulation and experimental results from a 1 kW hardware prototype.
Secondly a low-loss auxiliary circuit for a power factor correction (PFC) circuit to
achieve zero voltage transition is also proposed to improve the efficiency and operat-
ing frequency of the converter. The high dynamic energy generated in the switching
node during turn-on is diverted by providing a parallel path through an auxiliary
inductor and a transistor placed across the main inductor. The paper discusses the
operating principles, design and merits of the proposed scheme with hardware vali-
dation on a 3.3 kW/ 500 kHz PFC prototype. Modifications to the proposed zero
voltage transition (ZVT) circuit is also investigated by implementing two topologi-
cal variations. Firstly, an integrated magnetic structure is built combining the main
i
inductor and auxiliary inductor in a single core reducing the total footprint of the
circuit board. This improvement also reduces the size of the auxiliary capacitor re-
quired in the ZVT operation. The second modification redirects the ZVT energy
from the input-end to the DC link through additional half-bridge circuit and induc-
tor. The half-bridge operating at constant 50% duty cycle simulates a switching leg
of the following DC/DC stage of the converter. A hardware prototype of the above-
mentioned PFC and DC/DC stage was developed and the operating principles were
verified using the same.
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Chapter 1
INTRODUCTION
1.1 Battery Chargers for Electric and Plug-In Electric Vehicles
Aggressive emission reduction mandates in states, ozone depletion, mounting
health problem in densely populated areas and the realization that oil dependence
is an economic and political issue that increasingly threatens global security has led
to unprecedented changes in the automotive industry. State and federal government
initiatives have been established to focus on the development of vehicular technologies
for both fully electric vehicles (EVs) and plug-in hybrid electric vehicles (PHEVs) [2].
With the advent of attractive, affordable 200 mile range cars the popularity for sus-
tainable transportation among large section of consumers is ever increasing. The
global electric vehicle market for electric vehicles reached about 83.5 million U.S. dol-
lars and is expected to grow at 19% annually [3]. Moreover, the popularity of these
sustainable transportation have also increased globally with a major push seen at the
chinese market [1] as shown in Fig 1.1. Some of the factors that slowdown the EV
sales are high vehicle and battery cost, fluctations in oil prices, vehicle mileage be-
tween charges, charging time, infrastructure and public knowledge on environmental
effects.
Despite these factors with the continuous reduction of battery prices per kWhr,
Bloomberg’s advanced transportation analyst have predicted EVs to be 35 % of the
total global new car sales by 2040 [4]. And by the year 2022 the electric vehicles
will cost the same as their internal combustion counterparts. The advances in power
electronics are required to meet these increasing power demands of the electric drive
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system while minimizing the system size and weight. In addition to the performance
enhancement these technologies requires usability, reliability and consumer accep-
tance of these products.
Figure 1.1: Annual sales of Electric Vehicles worldwide (2011-2017) [1]
Figure 1.2: Predicted sales of Electric Vehicles worldwide
A typical power architecture of a light duty EV consists of a high voltage (300
400 V) battery back with energy capacity ranging from (20 ∼ 90 kWhr). Energy
density and weight of the battery are two critical parameters that determine the
range of the electric vehicle. Li-ion cell has much higher energy density than other
battery chemistries in the market such as lead-acid, nickel cadmium and Ni-metal
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hydride cells. Li-ion battery pack is still the expensive and heaviest component in
the vehicles and manufacturers are constantly striving on bringing its price lower.
There are three main power electronic interfaces for a) Electric motor propelling
b) On-board appliances power supply c) On-board charging unit. The propulsion
electronics consist of a bidirectional DC/DC converter followed by an variable speed
drive for driving the induction motors. The interface for on-board appliances consists
on an isolated DC/DC converter stepping the 400 V battery voltage down to 12 V
for functions such as air conditioning, window systems, headlights, navigation and
stereo systems etc.
The on-board charger is one such component that alleviates the customer’s range
anxiety by enabling the vehicle to recharge from any available power outlet, 90-240V/
50 ∼ 60Hz. Most EV charging takes place at home overnight where the EV is plugged
into an outlet for Level 1 (slow) charging. Typically a 25 kWhr battery pack takes
about 17 hours to charge from 20% state of charge (SOC) to full. Battery chargers
play a critical role in the development of EVs as charging times and battery life are
directly linked to the performance of these units. A battery charger is required to be
efficient, reliable with high power density, low volume and low cost. A compact and
lightweight charger is desired to provide the high range requirements and to reduce
system cost in comparison to competing IC engine designs. An EV charger must also
ensure that the utility current drawn has low harmonic content to minimize power
quality impact and maximize the real power drawn from the grid by having unity
power factor.
1.2 Charger Power Levels and Infrastructure
Deployment and availability of charging infrastructure and power supply equip-
ment is an important factor for many consideration such as charging time, extent,
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standardization of charging units and policies. Moreover, with the availability of
charging infrastructures manufacturers can reduce the on-board requirements and
costs. Most EV owners plug in their vehicle to the grid during night and for this
reason the Level 1 and Level 2 chargers are the primary options for customers.
Level 1 charging : In the U.S., Level 1 uses standard 120V/ 15A (12A useable)
single phase grounded outlet. The connection may use a standard J1772 connector to
the EV ac port. Level 1 only provides a small amount of power (maximum of 1.4 kW)
and results in prolonged charge times as this was established during introduction of
battery electric vehicles and were not the final charging solution. This infrastructure
has an approximate installation cost of $500-$800 [5], [6] and it is generally integrated
with the vehicle.
Level 2 charging : Is the primary or the preferred method for both private (garage)
and public facilities and require 240V outlet [7]. This charging option can operate
at up to 80A and 19.2 kW, but many such units operate at up to 30 A, delivering a
maximum of 7.2 kW of power. In comparison with Level 1 this charging method saves
considerable charging time with an installation cost for the residential electric vehicle
supply equipment (EVSE) ranging anywhere between $1000 to $3000 [8]. These price
level makes Level 2 chargers one of the dominant equipment in the EV market.
Level 3 charging : And DC fast charging are used for commercial purposes and as
public filling stations [9]. It can be installed in highway rest areas and city refueling
points, analogous to gas stations. It typically operated with 480 V or higher three-
phase circuits and requires an off-board charger to provide AC-DC conversion. There
are three types of DC fast charging systems, depending on the type of charge port
on the vehicle. Level 3 chargers comes with extremely high costs, that includes the
installation cost, infrastructure cost, as well as the maintenance cost [10]. These
charging power levels are summarized in Table 1.1.
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Table 1.1: Charging power levels
Power Level
Types
Charger
Location
Energy Supply
Interface
Power Level Charging Time
Level 1
120Vac(US)
230Vac(EU)
On-board
1-phase
Convenience
outlet
1.4kW(12A)
1.9kW(20A)
4-11hr (5-15kWh)
11-36hr (16-50kWh)
Level 2
240Vac(US)
400Vac(EU)
On-board
1/3-phase
Dedicated EVSE 4kW(17A)
8kW(32A)
19.2kW(80A)
1-4hr (5-15kWh)
2-6hr (16-30kWh)
2-3hr (3-50kWh)
Level 3(Fast)
(208-600Vac
or Vdc)
Off-board
3-phase
Dedicated EVSE 50kW
100kW
0.4-1hr (20-90kWh)
0.2-0.5 hr
EV battery chargers can be classified as on-board and off-board chargers with
unidirectional and bidirectional power flow. The chargers are also categorized as
conductive and inductive systems. Conductive systems have direct contact between
the connector and receptacle whereas, inductive charger employ magnetic coupling.
At present, the unidirectional and conductive chargers are prevalent as they limit
cost, weight, volume and losses in the system [11]. This work focuses on techniques
for improving the performance of these unidirectional on-board chargers.
1.3 Topological Review of On-board Chargers
An EV with unidirectional charging can draw power but not inject energy into
the grid. On-board charger power level varies from 3.3 kW - 19.2 kW providing 10-40
mile per hour rate of charge [12]. These chargers use a diode bridge in conjuction with
a filter and DC/DC converter. These are often implemented in a single stage solution
to limit the cost and weight of the unit. But high frequency isolation is a desired
feature for protecting the battery pack from the grid surges. Designs with active
front ends can provide local reactive power support with discharging the battery.
Hence the research in unidirectional charger seek optimal charging topologies that
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maximizes benefits, lowers cost and that are easy to control thereby avoiding safety
concerns that are associated with bidirectional converters. Moreover, bi-directional
power flow increases the battery degradation due to frequent energy cycling hence,
necessary distribution system upgrades and extensive safety is required before market
introduction.
Typically an on-board charger consists of two stages, a AC/DC power factor
correction and a DC/DC conversion stage with galvanic isolation [13] as shown in Fig
1.3. The first stage PFC stage rectifies the AC input voltage and transfers the power
to a regulated intermediate DC link capacitor that is designed to handle twice the
line frequency ripple. The following DC/DC stage then converts the bus voltage into
regulated output DC voltage for charging the battery.
EMI
Filter
AC-DC DC-DC Battery
DC Link
+
Grid
Figure 1.3: Simplified block diagram of universal two stage on-board charger
1.3.1 Front End AC/DC Converter Topologies
As a key component of a charger system, the front end converter must achieve
high efficiency and power density as well as meeting the power factor requirements
and regulatory standards. The densification of the charger unit can be achieved
through high switching frequencies thereby reducing the size of passive components
and through miniaturization of thermal system by achieving high efficiency values.
Conventional Boost PFC converter: is the most popular topology in this appli-
cation. It consists of a diode bridge rectifier followed by a single switch and diode
combination as shown in Fig. 1.4. With this topology, the output capacitor ripple
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current is very high [14]. Futhermore, as the power level increases the diode bridge
losses significantly degrade the efficiency and hence heat dissipation in a limited area
is challenging. There are other topological derivation that further improves the per-
formance of the conventional boost PFC and they are as follows
L
S1
D1 C1
D
+Cdc
Load
Figure 1.4: Conventional PFC boost converter
Interleaved Boost PFC Converter: As shown in Fig. 1.5 this topology consists of
a diode bridge followed by two boost sections in parallel, operating at 180◦ out of
phase [15,16]. The input current is the sum of two input inductor currents and as the
inductor’s ripple current are out of phase they tend to cancel each other, it reduces
the ripple component. Futhermore, the effective switching frequency of the converter
is doubled and thus the input EMI filter requirement is reduced [17]. Paralleling
the semiconductors reduce the conduction losses at each switch but affects the overall
switching losses. Finally interleaving also reduces the output capacitor high frequency
ripple current.
Bridgeless Boost Converter: avoids the need for rectified input bridge maintaining
the classic boost topology [18–20] as shown in Fig .1.6. It is an attractive solution for
applications with high power density requirement and efficiency is paramount. This
converter solves the heat management problem in the input diode bridge but intro-
duces increased EMI [21]. The voltage sensing circuit also requires a low frequency
transformer or an opto-coupler for reliable measurement. Moreover, in order to sense
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L1
S1
L2
S2
D2
D1
+Cdc
Load
Figure 1.5: Interleaved PFC boost converter
the input current, current in the MOSFET and diode path are measured separately
as they do not share a common ground. In order to address these issues a phase
shifted semi-bridgeless boost converter was introduced [22,23].
L1
L2
S1 S2
D1 D2
+Cdc
Load
Figure 1.6: Bridgeless/Dual boost PFC converter
L1
L2
S1 S2
D1 D2
Da Db
+Cdc
Load
Figure 1.7: Phase-shifted semi-bridgeless boost PFC converter with return diodes
The topology introduces two more slow diodes (Da and Db) to the bridgeless
configuration that connects to the input line as shown in Fig. 1.7. The conduction
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losses associated with these diodes are minimal as large portion of the current flows
through the FET intrinsic body diode.
1.3.2 Isolated DC/DC Converter Topologies
The DC/DC stage regulates the battery voltage from the voltage level at the
DC link. Current-fed bridges and voltage-fed bridges, resonant converters and a
combination of these are the most commonly used in isolated DC/DC converter.
Isolated dc-dc converters can be broadly classified into voltage-fed and current-fed
topologies or combination of both as depicted in Fig. 1.8. Placing an inductor after
the dc bus ensures continuous current to the voltage source with minimum ripple
thereby, making it a current-fed terminal. In general, these converters consist of
an inverter followed by a HF (high frequency) transformer with desirable leakage
inductance and a high frequency rectifier.
The directionality of the converter is determined by the type and number of switch-
ing devices used. Topologies can be further categorized based on primary and sec-
ondary bridge converter configuration. Fig. 1.9 shows some of the typical DC/AC
(inverter) configurations and they include full bridge (FB), half bridge (HB), push
pull and L-type half bridge converters [24]. The corresponding AC/DC (rectifier)
configurations have the similar structure and are depicted using a single throw switch
which can be replaced with a switch-diode combined device or just a diode depending
on the operating directionality. Among these isolated topology combination some of
the converter that are predominantly used in the industry are
ZVS FB Converter with Capacitor Output Filter: is illustrated in Fig. 1.11 . Current-
fed topologies with the capacitive output filter minimized the diode rectifier current
oscillating with the transformer leakage inductance as the resonant inductor is placed
in series with the leakage. Moreover, high efficiency can be achieved using zero voltage
9
(a)
(b)
(c)
Figure 1.8: (a) Voltage-fed topology (b) Current-fed topology and (c) Voltage and
current-fed topology
switching (ZVS), with specific PWM schemes [25].
FB Series-parallel resonant LLC Converter: The series resonant tank is formed
by Lr and Cr as shown in Fig. 1.12 and the current through the resonant tank circuit
is full-wave rectified at the output and it feeds the output stage. The LLC is widely
used for its high efficiency at the resonant frequency and its ability to regulate the
output voltage during hold-up time. The output voltage of the SPRC (series parallel
resonant converter) can be controlled at no load and the range of switching frequency
is smaller than for a series resonant converter. Moreover, compared to the parallel
resonant converter, low switch and transformer RMS current are achieved at low load
conditions. A frequency control is implemented, where the voltage is regulated by
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(a) (b)
(c) (d)
Figure 1.9: Primary bridge inverter configurations (a) Full-bridge topology (b)Half-
bridge topology (c) L-type half-bridge topology and (d) Push-pull topology
moving the frequency above and below the resonant frequency [26].
Phase-Shifted FB Converter: This topology is ideal for medium to high-power
applications where isolation is required. Its advantages are low voltage stress on
the primary side switches, low current stress and ZVS capability without additional
components or control complexity [27]. ZVS is critical for volume and weight sensitive
equipments as it increases the efficiency and reduces thermal management unit. A
similar architecture to this topology that can achieve high power density is the dual
active bridge converter (DAB) shown in Fig.1.14 The major drawback to this topology
is that it requires four additional switches and gate circuitry along with the switches
that would increase the cost and complexity of the converter for an unidirectional
operation.
Full bridge converters are usually preferred over the half bridge configuration as
they facilitate freewheeling states which adds a degree of freedom to the converter.
Though the voltage stresses on the switching devices remain the same, the current
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(a) (b)
(c) (d)
Figure 1.10: Secondary bridge configuration with switch-diode and diode config-
uration is preferred for bidirectional and unidirectional power flow respectively (a)
Full-bridge topology (b) Half-bridge/ voltage doubler topology (c) Current doubler
topology and (d) Push-pull topology
stress on the switches is reduced by half [28]. A comparison of high power DC/DC
isolated converters is made in [24, 29] bringing out the pros and cons of the different
topologies. Due to their suitability for high frequency operation, the isolated boost
[30] (current-fed full bridge inverter with diode rectifier) and the phase modulated
converter [31] (voltage-fed full bridge inverter with diode rectifier) rank among the
most prominent converter candidates for high power applications. The current-fed
topologies have additional snubber circuitry to reduce the voltage spikes and large
inductors to improve the current quality. Hence, voltage-fed topologies are preferred
to current-fed topologies with respect to reliability and cost.
Based on the finding in [32] among the bi-directional converters considered in this
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Figure 1.11: Full-bridge converter with capacitive output filter
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Figure 1.12: Full-bridge LLC resonant converter
work, a single-phase dual active bridge (DAB) converter topology is considered most
promising with respect to the achievable converter efficiency and the power density
(lower number of passive components). The DAB utilizes the leakage inductance of
the transformer and employs DC capacitors at the input and output bridges as shown
in Fig.1.14 ,thereby reducing the component count.
1.4 Specification of the On-Board Charger
The specifications of the unidirectional DC/DC converter in this work have been
compiled in collaboration with industry partners and is shown in Table. 1.2. The
AC/DC converter operates at 90-265 V/ 50-60 Hz input voltage feeding into the DC
link voltage operating at 400 V dc followed by a battery pack (300V 6 V1 6 400V ).
A nominal output power Pout of 3.3 kW is required within the specified voltage ranges
with an input current limitation of 18 A rms.
Further objectives regarding the selection and the design of the on-board charger
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Figure 1.13: Phase-shifted full-bridge converter
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Figure 1.14: Phase-shifted dual active bridge converter
are listed below:
1. Converter efficiency > 95% at the nominal operating point (Vac = 240V, Vdc =
400V, Pout = 400V )
2. Converter efficiency > 90% within reasonable input and output voltage ranges
3. Low converter volume for high power density
An important design parameter that was selected for these chargers is the switch-
ing frequency. The frequency of operation was chosen as 500 kHz by the industry
partners for the front-end converters based on a general consideration than from an
optimization process. With no thermal limitation in the design, the volume of the
inductor, transformer and capacitors decrease with increasing switching frequency.
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Table 1.2: On-board charger target specifications
Parameter Value Description
Vin
90 V ≤ Vin ≤ 265 V minimum and maximum voltages at
the AC input side
240 V nominal voltage
Vdc 400 V nominal DC link voltage
Vbatt 300 V ≤ Vbatt ≤ 400 V minimum and maximum voltages
across the battery
fs
500 kHz switching frequency of AC/DC stage
250 kHz switching frequency of DC/DC stage
Additional requirements:
• galvanic isolation in the converter
• high power density
• high efficiency (> 95% at nominal operating point)
• constant switching frequency
However, the conduction loss due to skin and proximity effects, core losses and switch-
ing losses in the circuit increases. Thus the efficiency number dictates the limitation
of the circuit. The following DC/DC stage is designed to operate at 250 kHz.
1.5 Objectives and New Contributions of the Work
This dissertation focuses on achieving the targeted efficiency and power density us-
ing soft-switching techniques and converters. Power converter topology, soft-switching
circuit and control strategies was given precedence over the optimization of existing
converters. The new contributions of this work are:
• a new soft-switching full-bridge converter with phase-shifted secondary bridge is
proposed. A modification of the popular dual active bridge, that retains all the
advantages and suited for uni-directional power flow is analyzed and presented
in this work;
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• a detailed small signal model of the semi-dual active bridge with modulation
scheme for the lossless converter are investigated;
• a novel soft-switching mechanism was implemented on the popular single phase
boost type power factor correction circuit. An efficiency improvement of 40%
was obtained at the targeted switching frequency of the front-end converter
compared to the hard-switching converter;
• an improvement to the zero voltage switching mechanism utilizing an integrated
magnetics setup and a half-bridge addition has been proposed.
The scientific papers published during the course of this dissertation are:
• S. Kulasekaran and R. Ayyanar, ”A 500 kHz, 3.3 kW power factor correction
circuit with low loss coupled auxiliary ZVT circuit,” 2017 IEEE Applied Power
Electronics Conference (APEC), 2017.
• S. Kulasekaran and R. Ayyanar, ”A 500 kHz, 3 kW power factor correction
circuit with low loss auxiliary ZVT circuit,” 2016 IEEE Energy Conversion
Congress and Exposition (ECCE), Milwaukee, WI, 2016, pp. 1-7.
• S. Kulasekaran and R. Ayyanar, ”Analysis, Design, and Experimental Results of
the Semidual-Active-Bridge Converter,” in IEEE Transactions on Power Elec-
tronics, vol. 29, no. 10, pp. 5136-5147, Oct. 2014.
• S. Kulasekaran, R. Ayyanar and S. Atcitty, ”Switching frequency optimization
of a high-frequency link based energy storage system,” IECON 2014 - 40th
Annual Conference of the IEEE Industrial Electronics Society, Dallas, TX, 2014,
pp. 1847-1853.
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• S. Kulasekaran and R. Ayyanar, ”A 500 kHz, 3 kW power factor correction
circuit with low loss auxiliary ZVT circuit,” 2016 IEEE Energy Conversion
Congress and Exposition, accepted.
• A. Sastry et al., ”Failure modes and effect analysis of module level power elec-
tronics,” Photovoltaic Specialist Conference (PVSC), 2015 IEEE 42nd, New
Orleans, LA, 2015, pp. 1-3.
1.6 Chapter Overview
Chapter 2 gives an overview on the modifications to DAB converter and inves-
tigates the working principle of the unidirectional semi-dual active bridge converter.
This includes the lossless model of the converter which facilitates basic synthesis of
simple modulation schemes. This model is verified using a 1kW prototype and the
experimental results are presented.
Chapter 3 presents a detailed analysis of the low-loss auxiliary circuit proposed
and implemented on a single phase boost-type PFC converter. The design of auxiliary
circuit and operating principle of the soft-switching mechanism is explained in detail.
In Chapter 4, two modifications of the existing ZVT circuit is implemented that
aims at further reducing the total footprint of the converter by utilizing an inte-
grated magnetic structure and/or one half-bridge leg of the following DC/DC stage.
Chapter 5 summarizes the obtained results and concludes this work by presenting
an outlook regarding the future research in this field.
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Chapter 2
ANALYSIS AND DESIGN OF SEMI-DUAL ACTIVE BRIDGE CONVERTER
2.1 Introduction
For power conversion applications requiring bi-directional power flow and galvanic
isolation, the dual active bridge (DAB) is a preferred topology due to its many ad-
vantageous features [33], [34]. It offers zero-voltage switching (ZVS) of all the power
devices without requiring additional active or passive components, and making ef-
fective use of the leakage inductance of the transformer. Thus reducing the voltage
stress on devices and the requirement on passive filter components in comparison to
competing solutions. Above all, the topology is completely symmetric when viewed
from the primary and secondary sides, and allows for seamless, dynamic reversal of
power flow simply by adjusting the phase-shift between the two active bridge volt-
ages. The controllers are simple to design, for example, using a gyrator-based average
model [35], and the fixed duty-ratio of approximately 0.5 for all the switches makes
the gate-drive circuitry also simple. Comparisons of soft switching topologies for high
power (few kW to hundreds of kW) applications are presented in [29], [24] which show
the DAB to be a preferred topology. At lower power levels, dual half-bridge config-
uration can also be used to reduce the number of active switches [36]. The DAB
is well-suited for multiport operation where multiple DC sources and loads can be
interfaced through a single converter [37], [38]. The DAB also lends itself well for
modular power conversion architecture and has been proposed as a building-block
for modular high-power converters [39], [40]. In addition to traditional DC/DC con-
version applications, the DAB has also been used in the DC/DC stages of several
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inverters and solid-state transformers [41], [42] where the requirement on arbitrary
power factor requires bi-directional power converter stages.
Some of the disadvantages of the DAB topology include limited ZVS range with
a strong dependence on the voltage conversion ratio and load, relatively higher RMS
currents through the transformer and semiconductor devices due to circulating cur-
rents, and a negative pulse in the input and output currents with the duration depen-
dent on the phase-shift leading to higher capacitor RMS currents. The transformer
size is also relatively higher owing to the application of full pulse-width square wave
at the primary and secondary of the transformer with the applied volt-sec increasing
with the input and output voltages. Several approaches have been proposed to ad-
dress the above-mentioned disadvantages, and methods that have direct relevance to
the topology proposed here are related to pulse-width control of the DAB in addition
to phase-shift control. PWM control (by controlling the phase-shift between the two
legs of the primary or secondary bridge) of a single H-bridge of DAB was proposed
in [43] and [44] for extending the ZVS range. An overall loss reduction strategy was
discussed in [45] using single PWM control of DAB. In [46] a scheme which maintains
equal duty ratios of primary and secondary bridge voltages which controls the phase
shift between them was proposed. A comprehensive analysis and validation for dual
PWM control wherein both the H-bridges are individually and independently con-
trolled in addition to phase-shift control were presented in [47] to extend ZVS range
and significantly improve light load efficiency and reduce transformer size.
While the advantages of DAB are especially striking for bidirectional power flow
applications, many of its features are equally appealing for DC/DC conversion where
the power flow needs to be only unidirectional. There are numerous unidirectional
power flow applications including various types of DC power supplies, DC/DC stage
of different types of photovoltaic (PV) inverters, battery chargers in electric vehicles
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and other applications where the discharging is not through the same converter, and
power converters for fuel cell applications. Some of the popular topologies for the
high power, isolated DC/DC converters include the phase-shift controlled full-bridge
converter [48], [31] series resonant converters [49], [50] and isolated boost especially
for PV converters [51] (which are compared with the proposed topology in Section
IV).
This work proposes the semi-dual active bridge (S-DAB) converter for the uni-
directional power flow applications. Here, the active H-bridge on the source side
(primary) is retained, but the load side (secondary) H-bridge is replaced by a semi-
active bridge with two switches and two diodes. In addition to reducing the number of
switches, it alters the operating characteristics leading to advantages similar to PWM
control of DAB. It may be noted that the primary H-bridge may also be replaced by
a half-bridge for lower power applications.
This chapter is organized as follows. Section II introduces the proposed S-DAB
topology, analyzes the various operating intervals to obtain the power transfer and
ZVS characteristics. A brief description of the small-signal model is also presented.
Section III validates the converter operation and analysis through simulation, and
experimental results from a hardware prototype. Section IV gives a brief discussion
on the benefits of the S-DAB over other isolated DC/DC converters, and suggests
possible improvements to S-DAB. Finally, a summary and conclusions are presented
in Section V
2.2 Topology Development
A schematic of the proposed unidirectional converter is shown in Fig.2.1. The
converter has two H-bridges, an active, leading full-bridge (HB1) comprising of four
MOSFETs or IGBTs with anti-parallel diodes, and a semi-active, lagging bridge
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(HB2) comprising of two diodes for the upper switches and two MOSFETs or IGBTs
with anti-parallel diodes for the lower switches. The diodes for the upper switches
of HB2 limit the power flow to be unidirectional from the source connected to the
active bridge to the load connected to the semi-active bridge. The two bridges are
connected by a transformer which provides galvanic isolation and voltage step-up or
step-down functions.
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Figure 2.1: Circuit schematic of the proposed S-DAB converter
Similar to the DAB, the leakage inductance is a key element in determining the
power handling capacity of the S-DAB converter. The high frequency transformer in
the DAB or S-DAB is fabricated with high leakage inductance. The inductance is
either implemented as an integrated magnetic structure or as an external component
to achieve the desired value. The switches in HB1 and HB2 are typically driven by
square waveforms of 50% duty cycle and the power flow is controlled by varying the
phase shift angle φ between the bridges. By ensuring proper direction of the pole
current during switch transitions (i.e., current should leave the midpoint of each leg
for transition from upper switch to lower switch in that leg and vice versa), the switch
capacitances can be charged and discharged appropriately resulting in ZVS for each
of the six active switches. It may also be noted that both the controlled switches on
the secondary side are referenced to output ground which results in easier gate drive.
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2.2.1 Operation and Analysis of Semi-DAB
Analysis of the S-DAB converter can be simplified by referring the entire model
to the primary of the transformer such that the two bridges are linked by the leakage
inductance of the transformer. Resistances of the transformer and semiconductor
switches, and the threshold voltages of diodes and MOSFETs are neglected in this
analysis. The primary side bridge HB1 produces a square wave voltage waveform
(PWM control of HB1 is possible and is pursued as future work) at constant frequency
indicated as vp in Fig.2.1. The voltage produced by the secondary bridge indicated
as vs in Fig.2.1, has a quasi-square waveform with the pulse-width determined by the
operating conditions, in particular by the conduction of the diodes in the secondary
bridge. The control of the converter is achieved by phase shifting (delaying) the rising
edge of vs with respect to the rising edge of vp. Shifting the phase of the secondary
bridge by an angle φ changes the effective voltage across the leakage inductance
thereby controlling the current through the transformer. The net power always flows
from the leading (primary) to the lagging (secondary) bridge.
Similar to the DAB, many of the converter waveforms depend strongly on the
voltage ratio, m, where, m = Vo/nVin and n is the secondary to primary turns ratio
of the transformer. Fig. 2.2 shows the operating waveforms of the converter for
different voltage ratios, m < 1 (buck) and m > 1 (boost). Unlike in the DAB, the
operation here involves inherent freewheeling of the secondary winding for an angle
αs as the diodes on the upper section of each leg in the secondary bridge prevent
reverse current flow.
Three intervals of operation can be identified in a half cycle that also repeats in
the negative direction in the second half cycle as illustrated in Fig. 2.2. In each
interval the current through the leakage inductance iL is a function of θ = ωt, where
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(a) (b)
Figure 2.2: Voltage across the transformer ports and converter current waveforms
ω is the switching frequency in rad/s. Referring to Fig. 2.2, the inductor current is
given by
iL(θ) =
[vp(θ)− v′s(θ)]
ωL
(θ − θi) + iL(θi)
for θi < θ < θf
(2.1)
where θi and θf are the initial and final angles of each interval of operation, vp
is the voltage across the primary of the transformer, v
′
s is the voltage across the
secondary of the transformer referred to the primary and L is the leakage inductance.
Also, the current and power quantities have been normalized to the following base:
Current base: Ibase =
Vin
ωL
; Power base: Pbase =
V 2in
ωL
Fig. 2.2 and (2.1) can be used to analyze the operation of S-DAB in the six
intervals of a complete cycle. The devices conducting and the current path during
23
various intervals and during the transition between the intervals are shown in Fig.
2.3.
Interval 1: 0 < θ < (φ− αs), vp(θ) = Vin and v′s = −V ′o
Interval 1 begins when the negative-to-positive transition in vp initiated by the
turn-off of S2 and S3, is complete, and ends when the inductor current reaches zero.
The operation during Interval 1 is similar to that of DAB, but the conditions for
transitioning to Interval 2 are different in the two topologies. Fig. 3(a) shows the
current flow in the primary and secondary bridges through diodes D1, D4, D2s and D4s
, and it can be seen that vp = Vin and v
′
s(θ) = −V ′o Therefore, the current expression
from (2.1) is
iL(θ) =
Vin + V
′
o
ωL
θ − iL(0) (2.2)
At the end of mode 1, the equation for the normalized current can be written as
iL(θ − αs) = (1−m)(θ − α)− iL0 (2.3)
where iL0 as defined in Fig. 2.2 is the current at the start of Interval 1.
Transition from Interval 1 to Interval 2:
The inductor current becomes zero and starts to increase in the positive direction
with the voltage across the inductor initially as Vin + V
′
o . At this point in the first
leg of the secondary bridge, the inductor current transfers automatically from the
anti-parallel diode D2s to the switch S2s which was already gated on ensuring zero
voltage switching. In the second leg, the current splits equally amongst the capacitors
C3s and C4s charging and discharging them respectively. Capacitor C3s is charged
from zero to a final value of V
′
o , while C4s simultaneously discharges from V
′
o to zero.
The current directions are illustrated in Fig. 2.3(b). The operation enters Interval
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2 when the charging and discharging respectively of C3s and C4s are completed, and
D4s begins to conduct.
(a) (b)
(c) (d)
(e) (f)
Figure 2.3: Current paths and conducting devices in S-DAB during the three in-
tervals in the positive half cycle and during the transitions between the intervals (a)
Interval 1 (b) Transition from Interval 1 to Interval 2 (c) Interval 2 (d) Transition
from Interval 2 to Interval 3 (e) Interval 3 (f) Transition from Interval 3 to Interval 4
Interval 2: (φ− αs) < θ < φ, vp(θ) = Vin, and v′s(θ) = 0
S-DAB differs from DAB mainly in Interval 2 in terms of the freewheeling on the
secondary side and the voltage applied across the inductor. Fig. 2.3(c) shows the
conducting elements in Interval 2. During this interval the current freewheels in HB2
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(a) (b)
(c)
Figure 2.4: S-DAB operation in the negative half cycle (a) Interval 4 (b) Interval 5
(c) Interval 6
through S2s and D4s. The expression for the current can be written as
iL(θ) =
Vin + 0
ωL
θ + iL(φ− αs) (2.4)
At the end of Interval 2, the equation for the normalized current can be written as
iL(φ) = iL1 = αs + 0 (2.5)
where iL1 as defined in Fig. 2.2 is the current at the end of Interval 2.
Transition from Interval 2 to Interval 3:
The transition into Interval 3 is triggered by turning off S2s of HB2. Switch S2s
experiences small turn-off losses during this period as the residual current through the
switch overlaps with switch capacitor voltage that increases from 0 to V
′
o . These losses
can be reduced by introducing an additional capacitance across the switch. However,
when the converter is operating outside the ZVS range, turn-on losses increase with
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larger capacitance. Hence, selecting the optimum capacitance is a tradeoff between
the turn-on and turn-off losses depending on the operating conditions. This transition
ends when C2s is fully charged to V
′
o and C1s is fully discharged and the diode D1s
begins to conduct.
Interval 3: φ < θ < pi, vp(θ) = Vin and v
′
s(θ) = V
′
o
Figure 2.3(e) depicts the current flows in Interval 3. The current flows through
switches S1, S4 in HB1 and D1s, D4 in HB2. This creates a voltage difference of
Vin − V ′o across the inductor. The expression for current in the interval based on
(2.1) is given in (2.6), and the expression for the normalized current at the end of the
interval is shown in (2.7). This interval ends when S1 and S4 are turned off.
iL(θ) =
Vin − V ′o
ωL
θ + iL(φ) (2.6)
iL(pi) = (1−m)pi + iL1 (2.7)
Transition from Interval 3 to Interval 4:
The ZVS operation can be observed in Fig. 2.3(f) for an appropriate operating
condition of the converter. The transition begins when S1 and S4 are switched off,
which forces the current to flow into C1, C4 and simultaneously discharge C2 and C3.
The voltage across switches S2 and S3 reduces from Vin to 0 and the corresponding
diodes D2 and D3 begin to conduct before the start of the next interval thereby
ensuring zero turn-on loss.This transition is similar to transition between Mode 1 and
2 for a conventional DAB [33].
Interval 4: pi < θ < pi + φ− αs, vp(θ) = −Vin and v′s(θ) = V ′o
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Interval 4 with diodes D2 and D3 conducting is similar to Interval 1 with the
direction of currents reversed. Intervals 5 and 6 are similar to Intervals 2 and 3. Hence,
similar analyses can be performed for these operating conditions. The operation of
S-DAB in these three intervals is illustrated in Fig. 2.4.
2.2.2 Power Transfer and Control
Let us consider iL0 as the value of current at the start of Interval 1 and iL1 as the
value at the end of Interval 2 as shown in Fig. 1. From (2.3), (2.5) and (2.7) the
solution for iL0 and iL1 can be obtained using iL(0) = −iL(pi) through the symmetry
condition. The expressions describing the complete current waveform are given in
(2.8), (2.9) and (2.10).
iL0 =
(1−m)pi +mφ
m+ 2
(m+ 1) (2.8)
iL1 =
2φ− (1−m)pi
m+ 2
(2.9)
αs =
2φ− (1−m)pi
m+ 2
(2.10)
The output power equation is derived as
P = io,avgV
′
o = iin,avgVin (2.11)
The power transferred is the product of the average current and voltage at the input.
The average current iin,avg is the area under iL in a complete cycle for a positive Vin
as illustrated in Fig. 2.2. The normalized power equation is given in (2.12) as
Pp.u. =
1
2
[−iL0φ+ (iL0 + iL1)(pi − φ− αs)] (2.12)
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Substituting values for iL0, iL1 and αs we obtain the final power transfer expression
given in (2.13)
Pp.u. =
1
2
[
4m(m2 +m+ 1)
(m+ 2)2
piφ− 2m(m
2 +m+ 2)
(m+ 2)2
φ2
+
m(2m+ 1)(1−m)
(m+ 2)2
pi2
]
(2.13)
The power transfer expression in (2.13) differs significantly from that of a conventional
DAB which is given in (2.14) as comparison.
Pp.u. = mφ
(
1− φ
pi
)
(2.14)
When the magnitude of voltages Vin and V
′
o are equal i.e. when m = 1 then, (2.13)
for the case of S-DAB simplifies to (2.15) which resembles the power expression for
DAB.
Pp.u. =
φ
9
(6− 5φ
pi
) (2.15)
From the above expressions by varying φ the power transferred can be controlled
which can in turn be used to control other variables such as output voltage and output
current depending on the requirement of the specific application.
2.2.3 Output Capacitor Current Ripple
The ideal waveforms of the output current io (before the output capacitor) along
with the bridge voltages corresponding to conventional DAB and S-DAB are shown
in Fig. 2.5(a) and 2.5(b) respectively. One of the advantages of the S-DAB compared
to conventional DAB with phase-shift control is the absence of a negative pulse in
the current io as seen from Fig. 2.5. With four switches and diodes in the secondary
bridge of DAB the output current has a significant negative value and for a duration
dependent on the phase shift. However, in S-DAB, the diodes in the secondary bridge
block this reverse current flow, causing the converter to freewheel during this interval.
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This leads to reduction in the rms current of the output capacitances as well as smaller
capacitance requirement for a given voltage ripple.
(a) (b)
Figure 2.5: Voltage across transformer ports, inductor and output current waveforms
(a) DAB converter (b) S-DAB converter
2.2.4 ZVS Range and Constraints
Fig. 2.6 shows the range of control on the output power with the variation of
phase-shift φ as the varying parameter for the DAB and its derivative. Neglecting
the small current required to charge and discharge the capacitances, the condition
iL0 > 0 ensures ZVS in HB1, while switches in HB2 require iL1 > 0. Therefore, for
any m 6= 1 there is a minimum phase-shift associated to maintain soft-switching as
inferred from (2.16) and (2.17). These inequalities are obtained from (2.8), (2.9).
From (2.8), φ requirement for bridge HB1 (iL0 > 0)
φ >
(m− 1)
m
pi (0 < m <∞) (2.16)
and from (2.9), φ requirement for bridge HB2 (iL1 > 0)
φ >
(1−m)
2
pi (0 < m <∞) (2.17)
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(a) (b)
Figure 2.6: Family of output versus phase-shift curves of an S-DAB with m as a
parameter (a) m < 1 (b) m > 1
From (2.16) and (2.17) it can be concluded that the leading bridge HB1 always op-
erates with ZVS when m < 1, whereas the lagging bridge has a minimum requirement
on the phase-shift angle. Similarly, HB1 has a minimum φ condition when operated
in the boost mode, whereas HB2 operates inside the soft-switching region.
The solid line as illustrated in Fig. 2.6 corresponds to the soft-switching boundary
which is the locus of minimum power for varying φ , below which the converter loses
ZVS. The equivalent m value for the phase-shift angle is attained by equating (2.17)
to zero. The full range of control over the power can be achieved when the voltage
ratio is unity which is similar to that of a DAB as seen in Fig. 2.7.
Circuit designers are usually interested in the output voltage versus the output
DC current (ILoad) characteristics of the converter. In Fig. 2.8 (a), (b), the voltage
in the y-axis is normalized with respect to the input bridge voltage and the current
is represented in per units and constant R lines indicate the normalized load to
the system. The shaded region in the illustration corresponds to the soft-switching
operation, where the output current increases with increase in the phase-shift angle at
a particular operating voltage. The region is bounded by three constraints, where the
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Figure 2.7: Family of output power versus phase-shift angle curves with m as a
parameter for a conventional DAB
(a) (b)
Figure 2.8: ZVS boundaries on the output voltage plane (a) S-DAB (b) Conventional
DAB
lower bound is a locus of minimum output currents required to maintain ZVS with
m < 1 and φ as the varying parameter. Equality of (2.17) yields the upper bound or
the locus of minimum current for varying φ and m > 1. The maximum power carrying
capability of the converter forms the right most bound to the region. External load
to the circuit and the voltage difference between the primary and secondary bridges
are key factors in determining the soft-switching range of these converters.
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2.2.5 Small Signal Model of the Converter
A simple current source model of the DAB as shown in Fig. 9 has been presented
in [33] and [34] for small signal analysis and controller design. The same model is
applicable for the S-DAB as well with suitable modification in the expression for the
current source
Figure 2.9: Low frequency small signal model of the S-DAB
The output current Io, in steady state can be obtained from (2.13) for a particular
angle φ as,
Io,p.u. =
1
2pimn
[
4m(m2 +m+ 1)
(m+ 2)2
piφ− 2m(m
2 +m+ 2)
(m+ 2)2
φ2
+
m(2m+ 1)(1−m)
(m+ 2)2
pi2
]
(2.18)
The control to output transfer function can be derived by holding the input voltage Vin
and the frequency constant. In the S-DAB ∆φ is assumed to be a small disturbance
around the operating point φ which causes a small disturbance ∆Io around the output
current Io. This in turn produces a disturbance ∆Vo around Vo. Hence from (2.16)
the following can be derived.
Io + ∆Io = f(φ+ ∆φ)
⇒ ∆Io,p.u. =
[
2m(m2 +m+ 1)
(m+ 2)2
∆φo − 2m(m
2 +m+ 2)
(m+ 2)2
φ∆
pi
]
⇒ ∆Io,p.u.
∆φo
=
2
(m+ 2)2
[
(m2 +m+ 1)− (m2 + 2m+ 2)φ
pi
]
(2.19)
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The small-signal model to a resistive load as shown in Fig. 2.9 can be obtained from
(2.19) as,
∆Vo(s)
∆φo(s)
=
2R
(1 + sCR)(m+ 2)2
[
(m2 +m+ 1)− (m2 + 2m+ 2)φ
pi
]
(2.20)
For m = 1, (2.18) reduces to
∆Vo(s)
∆φo(s)
=
2
9
R
1 + sCR
[
3− 5φ
pi
]
(2.21)
2.3 Simulation and Experimental Results
The proposed topology is validated experimentally with a 1 kW prototype con-
verter. Experimental results verifying the simulation results from PLECS have been
presented in this section.
Figure 2.10: Photograph of the experimental prototype
2.3.1 Converter Design
The prototype seen in Fig. 10 has been designed for a rated power of 1 kW, at
a switching frequency of 50 kHz. The basic specifications and some of the design
parameters are shown in Table 1. A closed loop voltage controller based on the plant
transfer function as shown in (20) was designed to regulate the output voltage.
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IPP65R280E6 MOSFETs were selected to meet the desired voltage and current re-
quirements for HB1 and the two switches of HB2. The upper devices on the secondary
bridge were HFA15TB60PBF HEXFRED ultrafast diodes rated with a reverse block-
ing voltage of 600 volts. Ceramic capacitances of 680 pF were incorporated in parallel
to the switching devices, to reduce the turn-off losses during hard-switching. The cur-
rent ripple at the DC link is filtered using EPCOS Inc. polypropylene capacitors. A
Ferroxcube 3C93 MnZn ferrite core and litz wire was used to construct the trans-
former. The entire control of the system was implemented on a Texas InstrumentsTM
TMS320F2808 digital signal processor (DSP). TI Code Composer Studio loads the
C-code onto the DSP that resides on the eZDSP2808 evaluation board [52].
Table 2.1: S-DAB specifications and selected design parameters
Parameters Specifications
rated power 1000W
Input votlage 100V- 200V
Output voltage 200V
Frequency 50 kHz
Transformer turns ratio 1:1.2
Leakage inductance 40µH
Output capacitance 15µF
Input capacitance 20µF
2.3.2 Experimental Waveforms and Comparison with Simulation
Fig. 11 (a) and (b) show the operating waveforms of the S-DAB in buck mode
(m < 1) at a power level of 800 W. The output voltage of the converter was regulated
at 200 volts, the input maintained at 180 volts and the corresponding phase-shift
35
angle required was 70 degrees. It can be seen that the experimental and simulated
results match very well
(a) (b)
Figure 2.11: Waveforms of the bridge voltages and transformer primary current of
S-DAB in buck mode (m < 1) (a) Experimental waveform (b) Simulated waveform
(a) (b)
Figure 2.12: Waveforms of the bridge voltages and transformer primary current of
S-DAB in boost mode (m > 1) (a) Experimental waveform (b) Simulated waveform
Similar tests were conducted to verify the boost mode of operation. The exper-
imental waveforms of vp, vs ,iL corresponding to buck mode of operation (m < 1)
are shown in Fig. 12(a). The converter was operated at a power level of 800 W. An
output voltage regulation of 200V was attained for an input of 160V. ZVS in these
cases are easily achieved as inferred from the fact that iL0 and iL1 are positive and
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(a) (b)
Figure 2.13: Waveforms of bridge voltages (for reference) and the current through
the primary bridge input capacitor(a) Experimental waveforms (b) Simulated wave-
forms
(a) (b)
Figure 2.14: Waveforms of bridge voltages (for reference) and the current through
the output capacitor at the secondary bridge (a) Experimental waveforms (b) Simu-
lated waveforms
large values. The corresponding simulation results for comparison are shown in Fig.
12(b).
Fig. 13 shows the experimental and simulated waveforms of the current through
the input capacitor showing good match. Fig. 14 shows the waveforms of the current
through the output capacitor. The negative pulse in the capacitor current equals to
the load current in S-DAB, this feature is clearly seen in Fig. 14.
The analytical, simulated (under ideal and non-ideal conditions of switches) and
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Figure 2.15: Comparison of analytical, simulated (ideal and non-ideal with trr) and
experimental output power versus phase-shift φ curves for m = 0.9
experimental output power versus phase-shift curves are depicted in Fig. 15 to vali-
date the power flow expression given in (13). The experimental, analytical and simu-
lation results match well under complete soft-switching region. When the operation
begins to enter hard-switching region at low values of phase-shift and output power,
the reverse recovery characteristics of the diodes across the secondary side MOSFETs
begin to influence the power flow relationship by lengthening the duration of Interval 2
by the reverse recovery time of the diode (trr) and resulting in correspondingly higher
output power. The trr of the diodes of MOSFET IPP65R280E6 was obtained as 300
ns from the datasheet and was modeled in PLECS simulation. The resulting curves
from simulation match well with those obtained from the experimental prototype in
both hard-switching and soft-switching regions, as seen from Fig. 15.
Fig .16(a), shows the loop gain of the S-DAB converter including the controller,
Gc(s) given in (22).
Gc(s) =
0.0614s+ 124.1
5.112e−5s2 + s
(2.22)
The loop gain plots are obtained by two different methods for validation 1) the black,
solid curve is from the analytical small signal model given in (20) and the controller
transfer function given in (22), and obtained using MATLAB, and 2) the dashed line
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is obtained from the complete, switch model of S-DAB operating under closed-loop
control of output voltage with the controller of (22), obtained using the ‘small signal
gain block of PLECS simulation tool. The operating conditions corresponding to
both the loop gain plots are Vin = 170 V, Vo = 200 V, m = 0.98, φ = 48
0 and a power
level of 1 kW.
(a) (b)
Figure 2.16: Loop gain of S-DAB including the controller at 1 kW output power and
m = 0.98 obtained using the analytical model and the full, switch-mode simulation
model. (a) with an output capacitance of 15µF (b) with an output capacitance of
120µF
The analytical and switch model simulation match well in the frequency range
of interest for controller design. The deviation observed at lower frequencies is due
to the impact of perturbation in the output voltage, and therefore in the conversion
ratio m, affecting the magnitude of the current source model in Fig. 9, especially for
the low value of output capacitance (15µF) used. As the value of output capacitance
is increased, the switch-mode simulation matches better with the analytical model as
verified in the loop gain plots of Fig. 16 (b) under the same operating conditions but
with a higher output capacitance of 120µF.
Fig. 17(a) shows the experimental gate-to-source and drain-to-source voltages
during the turn-on transition of the MOSFET S2 in HB1. As seen, the drain voltage
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of S2 falls to zero before the gate signal is applied, thereby demonstrating ZVS turn-
on. Similarly, Fig. 17(b) shows the experimental gate-to-source and drain-to-source
voltages of S4s of HB2. As seen, the drain voltage reaches zero and the current taken
up by the anti-parallel diode well before the gate voltage is triggered. These results
were obtained at an input voltage of 150 V and at 800 W to validate the basic ZVS
mechanism.
(a) (b)
Figure 2.17: (a) Drain-to-source and gate-to-source voltages demonstrating ZVS of
switch S2 in HB1 (b) Drain-to-source and gate-to-source voltages demonstrating ZVS
of switch S4s in HB2
2.4 Discussion and Possible Improvement to S-DAB
Among the popular isolated converters for unidirectional power flow applications,
the phase-shift controlled full-bridge [48], [31] offers ZVS but with a restricted load
range and requires large filter inductors. The series resonant converters [49], [50]
require variable frequency operation with corresponding disadvantages such as larger
filters designed for the lowest frequency of operation. The isolated boost converter [51]
widely used in two-stage PV inverters is hard switched and hence not suitable at
higher switching frequencies. The leakage inductance of the power transformer in the
isolated boost converter poses challenges and loss penalty, and usually necessitates
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the use of active clamps or snubber circuits. The advantage of S-DAB compared to
the above solutions include ZVS over a wider range, the possibility of using just the
leakage inductance of the transformer in the power transfer process, smaller overall
filter requirement (with only capacitive filters), and the ability to operate seamlessly
in the step-up and step-down modes. The disadvantage compared to the above unidi-
rectional converters is the additional active switches on the secondary side of S-DAB.
The ZVS range of the S-DAB converter can be further improved by introducing
PWM at the primary bridge (phase-shift control between its two legs) similar to such
implementations in DAB as discussed in [45], [47]. By applying PWM at the primary
bridge, the transformer size and the device conduction losses can also be lowered due
to the reduction in the transformer rms current. The primary side full-bridge can
be replaced by a half-bridge with two capacitors instead of the switches S1 and S2
for lower power applications. Additionally, rather than fixing the duty ratio at 50%
the switches can be controlled with an asymmetrical duty cycle resulting in different
characteristics [53]. Also, the proposed topology can be extended to multi-port con-
figurations [37], [38], employing active bridges for the ports requiring bi-directional
power flow and semi-active bridge for load ports that require only unidirectional power
flow.
2.5 Summary
The S-DAB is well-suited for several applications requiring only unidirectional
power flow such as the DC/DC stage of a PV power conversion system, chargers for
electric vehicles, and other DC/DC converters requiring multiple, regulated outputs.
It retains all the advantages of the popular DAB (except bidirectional power flow) in-
cluding zero voltage switching, high power density, high efficiency and simple control.
The important advantages of the proposed configuration over DAB are reduced num-
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ber of switches with simpler gate drive, extended ZVS range allowing a wide range
of variation in the input and/or output voltages, and reduction in the rms current
through the output capacitor and hence smaller capacitor requirement. Some of the
characteristics of S-DAB are similar to those obtainable using DAB with PWM con-
trol of the secondary side bridge, but here the advantages are obtained with reduced
number of active switches. The operating principles, analysis, performance improve-
ment and small-signal models have been presented in detail supported by simulation
results. The analysis and performance have also been fully validated experimentally
on a 50 kHz, 1 kW hardware prototype.
The S-DAB compares favorably with other popularly used isolated DC/DC con-
verter topologies for a typical, unidirectional power flow applications. The method
could thus be applied to automotive charging converters with high power density
requirement.
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Chapter 3
ZERO-VOLTAGE TRANSITION CONVERTER FOR BOOST-TYPE POWER
FACTOR CORRECTION CIRCUIT
3.1 Introduction
On-board chargers are an important part of electric vehicles (EVs) as they impact
the charging time and battery life. The battery charger is required to have high
power density, high efficiency and reliability with low volume and cost. A typical
on-board charger consists of an ac-dc power factor correction (PFC) stage followed
by a dc-dc stage with galvanic isolation. A single stage isolated ac-dc approach has
also been considered for cost-effective and power dense designs by eliminating the
DC link [54, 55]. However, this is at the expense of increased filter requirements
at the output due to double line frequency pulsation. A key component of a two-
stage EV charger is the front-end PFC, as it ensures that the utility current drawn
has low harmonic content to minimize power quality impact and maximizes the real
power drawn from the grid by operating at unity power factor in order to comply
with IEC 61000-3-2 and IEEE 519 standards. An extensive review of unidirectional
and bidirectional single-phase PFC rectifier topologies with improved power quality
is presented in [11], where the most popular and widely used topology is a boost-
type PFC that consists of a diode bridge followed by a boost circuit. To achieve
high power density and faster transient response, the boost PFC is pushed to operate
at high switching frequencies. However, with increased frequency the output diode
operating at DC-link voltage produces significant reverse-recovery losses that appear
as additional turn-on losses along with switching related loss in the circuit [56].
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Although the current trend is shifting towards wide band gap devices such as SiC
and GaN, these devices may not yet be an economically viable solution for many ap-
plications. Soft switching topologies ease this transition by pushing the frequency and
efficiency higher with lower cost silicon technology. Many circuit topologies have been
investigated to achieve zero voltage switching (ZVS) in the power factor correction
circuits (PFC) [57–63]. Among the major classification of soft-switched topologies,
the proposed ZVT circuit falls in the category of PWM converters extended by aux-
iliary circuitry. The auxiliary circuit usually consists of an active switch and passive
components that aid in briefly lowering the current through the main switch to zero
for ZVS to occur. The ZVT concept was first presented in [58] where a switch, a
diode and an inductor are implemented to achieve the loss-less switching transition.
A main drawback of this converter is that the auxiliary switch is turned off while it
is conducting current. These hard-switching losses offset the benefits gained with the
auxiliary circuit. Converters in [57] and [64] use a dissipative snubber to limit this
loss but the auxiliary switch still operates in a hard-switched condition.
The use of an auxiliary DC voltage source to ensure soft-switching for both
the active devices by a self-resonance principle was first introduced in [60]. Au-
thors improved upon this concept by replacing the voltage source with a transformer
in [61], [65] and [66]. Variation in this self-resonance strategy was presented in [60]
where the input of PFC’s rectified voltage is used as the auxiliary DC voltage. This
converter imposes a limitation on the input voltage to remain less than half the DC
link voltage (2Vin < Vo). Moreover, the sharp current pulses generated during the
ZVT operation is reflected as harmonic content in the input current and voltage wave-
forms. The soft-switching limitation can be eliminated by using synchronous switches
where the top switch is kept on even after the auxiliary switch turns on to increase the
energy stored in the auxiliary inductor [67–69]. However, for unidirectional power ap-
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plications, typically the addition of an extra switch at full voltage and current rating
to implement a synchronous boost configuration is not preferred due to cost con-
straints. [70], [71] and [63] have identified the issues for unidirectional converters and
have proposed a family of self-commutated auxiliary circuits to overcome these prob-
lems. These converters achieve zero-current switching (ZCS) in the additional switch
but experience higher voltage stresses in their passive components and moreover, the
ZVT switch requires accurate timing control to prevent the resonant cycle continuing
beyond the desired interval. The timing control would be more challenging at frequen-
cies higher than 100kHz. Auxiliary Resonant Commutated Pole (ARCP) converter,
Snubber Assisted Zero Voltage and Zero Current Transition (SAZZ), Zero Current
Transition Quasi Zero Voltage Transition (ZCT-QZVT) [72], [73] are a few examples
that have similar objectives in terms of sinking current from the pole slightly larger
than pole inductor current in order to achieve ZVS.
This work proposes a boost-based PFC converter with a low-loss auxiliary cir-
cuit circumventing many of the above-mentioned drawbacks [74], [75]. Section 3.2
introduces the proposed ZVT scheme and presents detailed analysis of the various
operating intervals over a complete switching period, as well as the operation of dis-
charge circuit over a complete fundamental period. Based on this analysis, Section
3.3 provides a detailed design and optimization methodology for choosing the pa-
rameters of the ZVT circuit components. Section 3.4 presents extensive simulation
and experimental results that validate the proposed concept, analysis and benefits
of the topology on a 3.3kW/500kHz hardware prototype. Finally, the summary and
conclusions are presented in Section 3.5.
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3.2 Circuit Topology and Operation
The schematic of the proposed auxiliary ZVT circuit is shown in Fig. 3.1. A
typical power factor correction circuit consists of a single phase diode bridge rectifier
followed by a boost converter. The simple boost topology allows low-distortion in
the input current, with almost unity power factor. To achieve ZVS condition during
the turn-on of the main switch, the conduction of its body-diode prior to the turn-on
gate signal is required. The proposed auxiliary circuitry to achieve this ZVS condition
comprises of a switch Saux, a fast switching diode Daux and a resonant inductor Laux
connected in series. Laux resonates with the capacitances CS1 and CD1, across the
main switch S1 and diode D1 respectively, just prior to the turn-on transition of S1.
These components are connected between the switch node and the mid-point of diode
Ddis and capacitor Cdis, that aids in discharging the stored turn-on energy into the
PFC circuit through the boost inductor. Cdis is large enough such that its voltage
does not change appreciably within a switching period.
EMI
filter
Vac
Cdis
−
+
vCd
Ddis
Iin
Lboost IL
S1
Saux
DS1CS1
DauxLaux
ILa
D1
CD1
+Co
Io
Load
+
−
Vo
ZVT Circuit
Figure 3.1: Circuit schematic of the proposed ZVT circuit
When the auxiliary switch is turned on, current through the main diode D1 is
softly diverted through the auxiliary circuit with a controlled di/dt that depends on
the value of Laux and voltage across Cdis. With the turn-off of D1, Laux resonates
with CS1 and CD1 which brings down the voltage across S1, vS1. Once vS1 reaches
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zero and the body diode DS1 conducts, switch S1 is gated on at ZVS. The current
through the resonant circuit falls linearly till it reaches zero. With Daux preventing
reverse current, Saux turns off with zero current switching (ZCS) with its gate drive
removed any time before the turn off of S1. The linear and resonant components of
the auxiliary inductor current charge Cdis slowly increasing its voltage. This energy is
eventually discharged to the load through Ddis and the PFC circuit when the voltage
vCd equals the instantaneous magnitude of the rectified input voltage. It may be noted
that the operation and the control parameters of the boost converter are independent
of the auxiliary circuit operation.
≈
t
S1
Saux
≈
t
vS1(t)
iLa(t)
vCd(t)
≈
iS1(t)
Vo
IL
t0 t1 t2 t3 t4 t5 t6t7
Figure 3.2: Current and voltage waveforms during ZVT circuit operation at switch-
ing frequency level
3.2.1 Operating Principle: Analysis over a Switching Period
To simplify the analysis, diode bridge shown in Fig. 3.1 can be replaced with a
rectified voltage input. The turn-on resistances of the switches and threshold voltages
of diodes and MOSFETs are neglected in this analysis. Four intervals of operation
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(c) Turn-on transition
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(d) Turn-on transition
Figure 3.3: Current Paths and Conducting Devices During Operation of PFC with
ZVT circuit (a) Interval 1 (b) Interval 2 (c) Interval 3 (d) Interval 4 (Note that the
Diode Ddis is OFF Over the Entire Switching Period as shown here During Part of
the 60 Hz Cycle when vCd <= |vac|, and Ddis is ON Over the Entire Switching Period
During the Remaining Part when vCd >= |vac|
can be identified in the each switching cycle of this converter as illustrated in Fig.
3.3 and the ideal waveforms are shown Fig. 3.2.
Interval 1 (t0 − t1):
Interval 1 is initiated when the auxiliary switch Saux is turned on prior to switch S1
to redirect the flow of node current. The design of this time interval is discussed in
detail in section 3.3.2. Current through the auxiliary inductor ILa rises linearly as
given in (3.1) This interval ends when the auxiliary current reaches the instantaneous
main inductor current.
Ldi/dt = Vo − VCd (3.1)
Interval 2 (t1 − t2):
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(b) Turn-off transition
Iin
Lboost IL
−
+
|vac|
Cdis
−
+
vCd
Ddis
CD1
S1
DS1
CS1
−
+
vS1
Saux
DauxLaux
ILa
D1
+Co
Io
RL
(c) OFF interval
Figure 3.4: Current paths and conducting devices during operation of PFC with
ZVT circuit (e) Interval 5 (f) Interval 6 (g) Interval.
The interval begins when the current iLa equals the main inductor current and D1
turns off softly. A resonant cycle is initiated and the voltage of the pole vS1 swings
from Vo to zero by the resonance between Laux and the capacitance at the pole
(Ceq = CS1 +CD1), where CD1 is the junction capacitance of the main diode D1. The
expressions for iLa and vS1 are given in (3.2) and (3.3) respectively. The peak current
in the resonant inductor depends on the magnitude of vCd in the given switching
period, which changes from close to zero to about Vo/2 (see Section 3.3.1). The
requirement to ensure ZVS operation is vCd < Vo/2. The range of peak current value
is from (Vo/2)/Z to Vo/Z and the range of the duration of the resonant interval is from
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pi/ω to pi 2ω where characteristic impedance Z =
√
Laux/Ceq and resonant frequency.
iLa(t) = IL + (Vo − VCd).sin(ωt)/Z (3.2)
vS1(t) = Vo + (Vo − VCd).cos(ωt) (3.3)
Interval 3 (t2 − t3):
At t2, voltage across the switch becomes zero and the current in CS1 transfers to the
anti-parallel diode DS1. With vS1 clamped at zero volts, iLa falls linearly as given in
(3.4). This interval ends at t3 when iLa reaches IL. To ensure ZVS, S1 needs to be
gated on any time between t2 and t3, since after t3 if S1 is still not turned on, IL− iLa
would recharge the capacitance at the pole, thus losing the soft-switching benefits.
iLa(t) = ILa(t2)− VCd
L
t (3.4)
Interval 4 (t3 − t4):
The current through S1 (IL − iLa) is positive in this interval, with iLa still given by
(3.4). This interval ends at t4 when iLa reaches zero. With Daux preventing reverse
current, Saux turns off naturally with zero current switching (ZCS). The gate drive
for Saux can be removed any time after t4 and before the turn off of S1. Note that for
very low values of vCd and high peak current value of iLa the auxiliary inductor may
not reach zero before turn off of S1 and for such cases it is desirable to have a diode
between Saux source terminal and ground to provide a path for iLa if Saux is turned
off before iLa reaches zero.
Interval 4 (t4 − t5):
This is the main ON interval of the PFC with S1 conducting IL. The operation is
identical to conventional boost PFC in this interval.
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Interval 4 (t5 − t7):
This interval begins when S1 gate drive is removed. Assuming that the switch current
falls linearly in a duration of tf , the switch voltage vS1 is given by (3.5). Larger values
of CS1 limits the voltage rise when the switch current is falling, thereby significantly
reducing the turn-off losses. Once the switch is fully off, the voltage rise is given by
(3.6) and the interval ends when vS1 reaches Vo.
vS1(t) =
ILt
2
2CS1tf
, IS1(t) =
ILt
tf
(3.5)
vS1(t) =
ILt
CS1
(3.6)
Interval 4 (t5 − t7):
This is the main OFF interval of the PFC with D1 conducting IL. The operation is
identical to conventional boost PFC in this interval.
3.2.2 Operating Principle: Analysis over a Complete Fundamental Period
The ZVT circuit operates for a short interval of time before and after the turn-on
instant typically in the range of 40-100ns. At every switching cycle the capacitor
Cdis is charged by a large current pulse iLa, gradually increasing its voltage. Once the
voltage equals the rectified line voltage |Vac|, the energy stored in Cdis is transferred to
the load through the main inductor, thereby resetting its value to zero. Two intervals
can be identified in the line frequency scale as seen in Fig. 3.5
Interval I (T0 − T1):
The voltage across the auxiliary capacitor increases gradually during this interval and
the average current through the capacitor (ILa,avg) can be expressed as
iLa,avg(t) =
1
T
∫ T
0
iLa(t)dt (3.7)
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Figure 3.5: Current and voltage waveforms during ZVT circuit operation at (a) line
frequency level (b) turn-on switching transition
where, T is the time period of the switching cycle. The time intervals ∆t1, ∆t2 and
∆t3 and are given by the expressions (3.8), (3.9) and (3.10) respectively.
∆tlin,rise = ∆t1 = ZIL/(ω(Vo − VCd)) (3.8)
∆tres = ∆t2 =
(
pi − cos−1
(
VCa
Vdc − VCa
))
/ω (3.9)
∆tlin,fall = ∆t3 = ZILa(t2)/(ωVCd) (3.10)
ILa(t2) is the instantaneous value of the auxiliary current when the switch voltage VCd
goes to zero. The resonant period is dependent on the instantaneous voltage difference
across the inductor and changes along the line frequency cycle. The expression for
the auxiliary inductor current during each of these intervals are given by the following
expressions
∆tres =

(
Vo−VCd
L
)
t
IL +
(Vo−VCd)sin(ωt)
Z
ILa(t2)− VCdL t
(3.11)
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The instantaneous value of the auxiliary inductor current at t2 is expressed as
iLa(t2) = IL +
Vo − VCdsin(ω∆t2)
Z
(3.12)
The average current can be obtained by substituting (3.8), (3.9), (3.10) and (3.11) in
(3.7) and is expressed as
iLa,avg(t) =
1
T
[(
Vo − VCd
2Laux
∆t21 −
VCd
2Laux
∆t23
)
+ IL∆t3 + IL∆t2+
Vo − VCd
Z
sin(ω∆t2)∆t3 +
(Vo − VCd)
Zω
(1− cos(ω∆t2))
]
(3.13)
Interval II (T1 − T2):
The energy accumulated in capacitor Cdis, is discharged back into the DC link through
the inductor during this interval. This period begins when vCd(t) equals the instan-
taneous ac voltage of the PFC and follows the input voltage until it reaches zero.
The current discharged from the capacitor ICdis in addition to the inductor current
is given by the expression
iCdis(t) = VacCauxω1cos(ω1t), T1 < t < T2 (3.14)
Where, ω1 is the line frequency of the input voltage waveform and Vˆac is the peak
input voltage. The excess current appears as sharp rise in the inductor current during
this operating period, that end when the auxiliary capacitor is completely discharged.
It may be noted that this discharge current appears only in the inductor current and
not in the input ac current which is controlled to be purely sinusoidal.
3.3 Design Considerations
3.3.1 Design of Laux and Ceq
Optimum values for the auxiliary components Laux and Ceq are desired as the
energy stored in these components impact the losses in the auxiliary circuit. Capacitor
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Ceq acts as the turn-off snubber of the main switch by delaying the voltage rise across
the switch during the turn-off transition. The inductor Laux controls the rate of
current rise at the auxiliary switch during its turn-on. The assumptions made in this
analysis are that the voltage fall across the auxiliary switch during its turn-on and the
current fall in the main switch during its turn-off transitions are linear time functions
determined by the semiconductor characteristics. The power dissipated in the main
switch during the turn-off process is given by [76],
WS1,turn−off =
∫ tf
0
vS1(t)iS1(t)dt =
I2S1t
2
f
24Ceq
(3.15)
Where, tf is the linear fall time of the switch current. Similarly, the loss involved in
the auxiliary switch during its turn-on is given by
WSaux,turn−on =
(Vo − VCd)2t2r
24Laux
(3.16)
where, tr is the linear fall time in voltage across switch Saux. The total conduction
loss in the auxiliary circuit can be expressed based on the RMS current in the circuit
as
Wcond = I
2
La,rms(Rds,on +RL,aux) + ILa,avgVf (3.17)
i2La,rms(t) =
1
T
[∫ t1
t0
(
(Vo − VCd)t
L
)2
dt+
∫ t2
t1
(
IL +
Vo − V Cdsin(ωt)
Z
)2
dt (3.18)
+
∫ t3
t2
(
ILa(t2)− VCd
L
t
)2
dt
]
Where Rds,on is the on state resistance of the switch, RL,aux is the series resistance of
the inductor and Vf is diode forward voltage drop. The total loss in the analysis is
given by the summation of (3.15),(3.16) and (3.18).
The optimal values of Laux and Ceq based on the minimal losses is depicted in Fig.
3.6(a). The core loss in the auxiliary inductor is directly proportional to the peak flux
density in the inductor core and is modeled as a constant loss, as variable core sizes
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can be implemented. To capture this effect, a cost function with equal weight on loss
and area product (core area x window area) was used to obtain the optimal Laux and
Ceq values as shown in Fig. 3.6(b). The optimization is performed for the worst case
switching current condition in the entire line frequency cycle (peak boost inductor
current), where Ceq is swept from intrinsic drain-source capacitance of the MOSFET
(at 100 V) to five times this value. Laux is swept from 50 nH to 700 nH. The reverse
recovery characteristic of the main diode is one of the main reasons for switching
related losses in the converter. The data sheet value of di/dt parameter of the diode
determines the lower limit of the auxiliary inductance whereas, the upper limit is
based on ZVT operation time. A value corresponding to duty ratio of 0.1, i.e., 200ns
for 500 kHz operation was chosen as the maximum allowable time (∆t1 + ∆t2 + ∆t3).
It may be noted that the realization of complete ZVS is dictated by the condition
2VCd < Vo, and is independent of the Laux and Ceq values.
Figure 3.6: Optimal value of Laux and Ceq based on minimum loss in the auxiliary
circuit
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3.3.2 Timing Selection
ZVS is realized when S1 is turned on when its anti-parallel diode is conducting.
The maximum allowable time delay tdelay between the turn-on of the switches Saux
and S1, to prevent the recharging of the capacitance Ceq is the sum of the linear time
rise and the quarter resonant period of the LC combination. The timing intervals of
the resonant circuit comprises of the three segments, the linear rise time ∆t1 followed
by the quarter resonant period ∆t2 and finally the linear fall time in current as shown
in Fig. 3.2. The time delay required based on the equations (3.8), (3.9) and (3.10)
are
tdelay = tlin,rise + tres =
pi
√
LauxCeq
2
+
LauxiL
Vo − VCd (3.19)
An adaptive time delay dependent on the instantaneous main inductor current
and the instantaneous auxiliary capacitor voltage can also be implemented to further
reduce the losses incurred by the auxiliary circuit and avoid recharging of switch
capacitance beyond the quarter resonant period.
A synchronous boost configuration of the PFC would further improve the ZVT
performance as an additional degree of control, namely the turn-off time of the syn-
chronous MOSFET relative to the turn-on of the auxiliary switch. By turning on
the auxiliary switch before the synchronous switch turns off, the current through
the synchronous switch can be controlled to reach a desired negative value, allowing
the pre-charging of the auxiliary inductor to a higher magnitude before the resonant
interval starts. With this available additional energy in the auxiliary inductor, the
soft switching region can be extended beyond the 2VCd < Vo condition. However,
the synchronous boost configuration was not considered in this work due to economic
constraints in the design.
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3.3.3 Switch Voltage and Current Stress
From Fig. 3.2 it can be seen that the voltage waveforms of the switches in this
converter are square waves except during the turn-on and turn-off switching intervals.
The time intervals between t0 - t4 are very short with respect to the switching cycle,
so the operation of the new topology resembles the PFC during significant portion
of the cycle. The power switch and the diode are not subjected to any additional
voltage and current stresses and the soft-switching is attained with minimum penalty
in conduction loss. Moreover, the maximum voltage stress seen by the auxiliary switch
is the dc link voltage Vo and the rms current through this device is about 20% of the
main switch at 500 kHz switching frequency.
3.4 Simulation and Experimental Results
The proposed topology is validated experimentally with a 3.3kW prototype. Ex-
perimental results verifying the simulation results from PLECS have been presented
in this section.
Figure 3.7: Photograph of the experimental prototype
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3.4.1 Converter Design
The prototype seen in Fig. 6 has been designed for a rated power of 3.3kW, at
a switching frequency of 500kHz. The specifications and the design parameters are
shown in Table. 3.1. At the front end of the converter, relays along with inrush current
limiters are implemented followed by EMI filters as this system is designed to comply
with EMI standards in electric vehicles (EVs). A diode bridge rectifier provides the
rectified voltage to the input of the boost converter. Infineon Si-MOSFET is selected
to meet the desired voltage and current requirements for S1. A ceramic capacitance
(CS1) of 360 pF was incorporated in parallel to the main MOSFET, to reduce the
turn-off losses, as per the design outlined in Section 3.3.1. A SiC schottky diode with
a reverse blocking voltage of 650 volts was selected as the boost diode. The boost
inductor was designed with the high frequency ripple component limited to 20% of
the peak current. A Ferroxcube 3C93 MnZn ferrite core and Litz wire were used to
construct the auxiliary inductor Laux. The output capacitor needs to support twice-
the-line-frequency current and meet any holdup time requirement. A capacitance
of 1.9mF was chosen based on the voltage ripple requirement of < 3%. The ZVT
circuit comprises up of a low current SiC MOSFET in series with SiC schottky diode
C3D06065E and 300nH, 3F3 ferrite core auxiliary inductor.
A closed loop current controller along with over-voltage and over-current pro-
tection schemes was implemented on a Texas InstrumentsTM TMS320F28335 digital
signal processor (DSP) control card. This DSP has a 12-bit sequential ADC for sam-
pling multiple analog signals and also has six enhanced PWM modules (ePWM), for
high resolution signals. The ZVT circuit requires accurate time delays in the order
of few tens of nanoseconds for its operation and the DSP is selected to handle this
demand.
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Table 3.1: Target specifications and selected design
Parameters Symbol Specifications
Rated power P 3300W
Input votlage Vin 240V
Output voltage Vo 400V
Frequency f 500 kHz
Boost inductance Lboost 60 µH
Output capacitance Co 1.9 mF
Auxiliary capacitance Cdis 30 µF
Additional S1 capacitance CS1 360 pF
Auxiliary inductor Laux 300 nH
3.4.2 Experimental Waveforms and Comparison with Simulation
Fig. 3.8(a) shows the operating waveforms of the PFC with the ZVT circuit at
a power level of 3300W. The output voltage of the converter was regulated at 400
volts with a peak input current of 20A at 240Vrms. Fig. 3.8(b) shows the efficiency
reading on the power analyzer, YOKOGAWA WT3000 with the converter operating
at 500kHz.
Fig. 3.9(a) depicts the salient internal simulation waveforms of the converter
related to the discharge of the energy processed in the ZVT circuit to the output
(through the discharge network and main PFC), that matches well with the exper-
iments as shown in Fig. 3.9(b). The voltage across the capacitor Cdis, shown in
red, varies at twice the line frequency resetting once its voltage reaches the absolute
instantaneous value of the input voltage. The energy stored in the capacitor is fed
back into the converter through diode Ddis and this can be observed as the increased
current during part of the cycle in the boost inductor that matches closely with simu-
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(a)
(b)
Figure 3.8: (a) Measured input current (green), input voltage (yellow), output volt-
age (red) and output current (blue) waveforms with ZVT circuit at 3.3kW (Current
THD: 3.29%) (b) Efficiency measurements on the PFC converter with ZVT at 3.3kW
and 500 kHz
lation. Also, note that the average current through the auxiliary circuit is low across
the line frequency cycle.
Fig. 3.10(b) shows the experimental results of the gate-to-source and drain-to-
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(a)
(b)
Figure 3.9: Input (vin) and auxiliary capacitor (vCd) voltage waveforms along with
inductor current (iL) and cycle-by-cycle average value of auxiliary inductor (ILa,avg)
(a) simulated waveforms (b) measured waveforms.
source voltages during the turn-on transition of the MOSFET S1. As seen, the drain
voltage of S1 falls to zero before the gate signal is applied, thereby demonstrating ZVS
turn-on. These results were obtained at a DC link voltage of 400V and at 2000W
to validate the basic ZVS mechanism. It matches well with the simulation results in
Fig. 3.10(a) that shows the waveforms of S1 obtained from SIMPLIS by incorporating
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(a)
(b)
Figure 3.10: Waveforms of S1 and inductor currents, drain-to-source voltage (yel-
low), gate-to-source voltage (maroon), auxiliary inductor current (blue), main in-
ductor current (green) (a) Simulated waveforms with non-idealities (b) Measured
waveforms.
the detailed Spice model of IPW65R100CFDA CoolMOS used in the hardware. The
drain voltage reaches zero and the current taken up by the anti-parallel diode before
the gate voltage is triggered. Fig. 3.11(a) and (b) show the waveforms corresponding
to the turn-on transitions during the peak input current and auxiliary voltage value
respectively. In Fig. 3.11(a) the flat region in the gate voltage vgs just after iLa falls
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below iL is due to the channel current rising at a constant and relatively high rate
(same as the rate at which iLa falls) through the large parasitic inductance of the
source lead of the TO-247 package. The gate voltage in this region is dominated by
the resulting Ldi/dt drop in the parasitic lead inductance.
(a)
(b)
Figure 3.11: Waveforms of S1 and inductor currents, drain-to-source voltage (yel-
low), gate-to-source voltage (maroon), auxiliary inductor current (blue), main in-
ductor current (green) (a) Simulated waveforms with non-idealities (b) Measured
waveforms.
Fig. 3.11(b) corresponds to the worst-case condition for ZVS as the vCd voltage
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is at its maximum. With ideal components complete ZVS should be achieved for
vCd < Vo/2, however, due to the relatively large series resistance in the inductor and
auxiliary switch and diode, the resonance is significantly damped resulting in a low
but non-zero voltage at turn-on instant.
Fig. 3.12 shows the auxiliary switch current, and drain-source and gate-source
voltages. As seen, the current turns-off naturally (due to Daux blocking negative
current) with the gate voltage still applied demonstrating ZCS operation. The voltage
across the auxiliary switch rises only when the main switch S1 is turned-off. Laux
resonates with Ceq during this transition leading to the ringing observed in Fig. 3.12.
During turn-on transition of Saux, the inductor Laux limits the rise of channel current
as the drain-source voltages falls, hence significantly reducing the turn-on losses.
Figure 3.12: Waveforms of auxiliary switch Saux, drain-to-source voltage (yellow),
gate-to-source voltage (maroon), switch current (blue), main inductor current (green)
from experimental prototype.
The total loss breakdown of the PFC, using an analytical loss model, at both hard-
switching (ZVT circuit disabled) and soft-switching conditions at 3.3kW is depicted
in Fig. 3.13. The reverse recovery loss in the SiC diode is negligible and hence was
not considered in this analysis. The total loss predicted from simulation/analysis
match well with those obtained from the experimental prototype as seen in Fig. 3.13.
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Figure 3.13: Loss breakdown of the PFC converter with and without the ZVT
circuit corresponding to operation at 3.3kW/ 500kHz.
The efficiency curves of the converter with and without the ZVT are shown in Fig.
3.14. The measurements were obtained from YOKOGAWA WT3000 power analyzer
and the total losses are reduced from 178W in the hard-switching case to 101W in
the proposed scheme (corresponding to 43.3% loss reduction). The resulting overall
efficiency improvement at full load is 2.08%. Also, the efficiency with the ZVT scheme
remains high over a wide range of load conditions.
3.5 Summary
In this chapter, an efficient zero voltage transition technique is proposed for a
boost-type PFC converter which requires high frequency of operation. The operating
principle and design requirements of the ZVT circuit are presented. Both the main
and the auxiliary switches achieve ZVS and ZCS respectively. The analysis and
performance of this system has been validated experimentally using a 3.3 kW /500
kHz prototype and simulation results showing the internal waveforms of the converter
has been presented in this chapter. The auxiliary circuit improves the overall efficiency
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Figure 3.14: Efficiency of the PFC converter with and without the auxiliary ZVT
circuit.
by 2% reducing the total losses by 41% compared to hard-switched operation near
full load. At the rated output power, Pout = 3.3kW and at the nominal input voltage,
the efficiency obtained from the high frequency operation is > 95%. Moreover, the
auxiliary circuit has low part count that enables a compact and efficient design making
the proposed solution an attractive one to achieve the target specifications.
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Chapter 4
IMPROVED FEATURES ON ZVT CIRCUIT FOR BOOST-TYPE PFC
CONVERTER
4.1 Introduction
A simple way to implement a low loss auxiliary circuit at the switching node was
demonstrated in Chapter. 3. The proposed ZVT scheme achieves switching loss re-
duction of PFC without increasing voltage/current stress of switches and therefore
suitable for high power applications. In proposed PFC with ZVT topology the auxil-
iary capacitor Cdis limits the peak input voltage across it to remain less than half the
DC link voltage (2Vin < Vdc). The sharp current pulsation generated during the ZVT
operation is absorbed by this capacitor and prevents the ingress of harmonic content
into the input current and voltage waveforms. The capacitor used in this design is a
bulky film capacitor rated at 30µF to achieve desirable voltage levels. This chapter
presents modifications to ZVT-PWM topology to further reduce the footprint of Cdis
and also reduce the losses in the auxiliary circuit. Utilizing an integrated magnetic
structure for the boost and the auxiliary inductor reduces the current requirement in
the auxiliary circuit depending on the turns ratio. Moreover, an improved configura-
tion of the proposed ZVT circuit where the energy accumulated in Cdis is transferred
to the output of PFC through essentially a boost dc-dc converter. In general, the
additional boost converter would be a drawback in terms of cost, size and losses.
However, it is a viable solution for the charger application where the PFC is followed
by another isolated dc-dc converter for battery management, typically a phase-shifted
full-bridge, dual-active bridge or a full bridge LLC topology. The simulation and the
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experimental verification of these modifications are shown in this chapter using a 3.3
kW/ 500 kHz PFC.
4.2 PFC with Coupled Auxiliary ZVT Circuit
4.2.1 Analysis of Coupled ZVT Circuit
Several variations fo the ZVT circuit using integrated magnetic structures are
possible where the auxiliary inductor is coupled with the main boost inductor [74].
Two such coupled inductor topologies are shown in Fig. 4.1 which are promising
based on simulation results. In both these configurations the current through the
auxiliary inductor winding can be reduced, and therefore the size of the discharge
circuit can be made smaller in the case of Fig. 4.1(a), and the capacitor can be
eliminated in the case of Fig. 4.1(b). This comes at the expense of increased voltage
rating for the auxiliary switch. Detailed analysis and results for the first variations is
presented in this section.
The PFC circuit consists of a single phase diode bridge rectifier followed by boost
converter. The additional circuitry required for ZVT comprises of a switch Saux, fast
switching diode Daux and resonant inductor Laux connected in series across the main
inductor Lboost. These components are connected between the switch node and the
mid-point of diode Ddis and Cdis. By magnetically coupling the inductors the current
in auxiliary circuit is reduced. Polarity of the primary (boost main inductor) and
the secondary winding (auxiliary inductor) is designed in such a way that increasing
the secondary winding current decreases the current at the primary. This mechanism
in-turn reduces the conduction losses of switch Saux and the size of the auxiliary
capacitance required as the current pulsation due to the ZVT operation have lower
peak value in comparison with discrete inductor. In counterpart, it also increases the
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Figure 4.1: Schematic of the PFC (a) with coupled ZVT circuit (b) coupled ZVT
connected across top device.
voltage across the auxiliary switch, increasing its turn-on capacitive losses. With an
optimal choice of turns ratio, the total losses in the auxiliary switch can be minimized.
With a coupled inductor structure the leakage inductance of this element Llk functions
similar to the discrete auxiliary inductor and the schematic of the patented auxiliary
ZVT circuit and its modification is shown in Fig. 4.1(a). All the inductors are built
in the same magnetic core and this eliminates the necessity of an additional core and
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allows for a compact design.
4.2.2 Operating Principle
The turn-on resistances of the switches and threshold voltages of diodes and MOS-
FETs are neglected in this analysis. The coupled inductor is modeled as a controlled
current source and a voltage source at the primary and secondary respectively. Four
intervals of operation can be identified in the each switching cycle of this converter
as illustrated in Fig. 4.2(a) and the ideal line frequency waveforms are shown Fig.
4.2(b).
Interval 1 (t0 − t1): Switch S2 is turned on prior to S1 to redirect the flow of
node current. Current ILa through the coupled inductor secondary rises linearly as
the difference in voltage across Llk is (Vo − VCd), where VCd is the voltage across the
capacitor Cdis. Simultaneously, the current in the main inductor IL decreases due to
the coupled inductor effect as shown in Fig. 4.2. This interval ends when the current
at the switching node goes to zero.
Interval 2 (t1 − t2): A resonant cycle is initiated when the node current reaches
zero. Pole voltage vS1 swings from Vo to 0 by the resonance between Llk and the
capacitance at the switch node (CS1 +CD). Main switch S1 is turned on at negative
device current, as beyond this iLa reverses polarity and recharges the capacitance at
the pole, thus losing the loss benefits.
Interval 3 (t2 − t3): The leakage inductance experiences self-commutation and its
current gradually reduces to zero as Cdis appears as a voltage source reverse biasing
the inductor thereby causing ZCS turn-off at Saux.
Interval 4 (t4 − t6): The gate turn-off signal for S2 is triggered at t4 and the t5
is the turn-off time of the switch S1. The turn-off time of the auxiliary switch is not
critical and is ensured to be triggered before the main switch turn-off. The turn-off
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Figure 4.2: Current and voltage waveforms during ZVT circuit operation (a) switch-
ing level transition (b) average line frequency
losses can be further minimized by adding capacitors across the switch.
At every switching cycle the capacitor Cdis is charged by large current pulses iLa
gradually increasing its voltage until input line voltage Vin, where the energy stored
in Cdis is transferred to the load through the Ddis.
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Figure 4.3: Current paths and conducting devices during operation of PFC with
ZVT circuit (a) Interval 1 (b) Interval 2 (c) Interval 3 (d) Interval 4
4.2.3 Design Considerations
Design of Laux and CS1:
Optimum values of auxiliary components Llk and CS1 are based on the energy stored
thats is directly proportional to the conduction losses in the circuit. Capacitor CS1
acts as the turn-off snubber of S1 and the leakage inductor Llk limits the current
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rise in the auxiliary switch during its turn-on. The optimal values based on [77] are
Cs1(opt) = Is1tf/(
√
12Vo) and Llk(opt) = (Vo−VCd)tr/(
√
12IL). The requirement for
ZVS is independent of the Laux and CS1 values, but are determined by the relation
2VCd < Vo.
Timing selection:
The optimal time delay between the turn-on of switches Saux and S1, to prevent the
recharging of the capacitance CS1 is the sum of both linear time rise and the quarter
resonant period of the LC combination.
tdelay = tlin,rise + tres (4.1)
tlin,rise =
n
n+ 1
ZIL
(ω(Vo − VCd + n(Vo − Vin))) (4.2)
tres =
[
pi − 1
ω
cos−1
VCd
Vo − VCd
]
(4.3)
An adaptive time delay can also be implemented to control the turn-on timings of
the main switch to further reduce the losses incurred by the auxiliary circuit and
recharging of switch capacitance beyond the quarter resonant period.
4.2.4 Switch Voltage and Current Stresses
From Fig. 4.2 it can be seen that the voltage waveforms of the switches in this
converter are square waves except during the turn-on and turn-off switching intervals.
The time between t0− t3 is short with respect to the switching cycle, so the operation
resembles the PFC during significant portion of the cycle. The main switch S1 and
D have no additional stresses whereas, the voltage stress seen by the auxiliary switch
is the dc link voltage Vo − vcd + n(Vo − vin) and the rms current through this device
is reduced significantly through coupling. An optimal value of turn ratio to minimize
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the total losses of the converter in comparison to the discrete inductor variation would
be performed as a future work.
4.3 Coupled Inductor Results
The proposed topology is validated experimentally with a 3.3kW prototype. The
prototype seen in Fig. 4.5 is designed for 3.3 kW/ 500 kHz and the specifications are
shown in Table 4.1.
Table 4.1: Boost PFC with integrated magnetic: design parameters
Parameters Symbol Specifications
Rated power P 3300W
Input/Output voltage Vin, Vo 240V/ 400V
Frequency f 500 kHz
Boost/ leakage inductance Lboost, Llk 60 µH/ 0.8µH
Output capacitance Co 1.9 mF
Auxiliary capacitance Cdis 10 µF
Infineon Si-MOSFETs were selected to meet the desired voltage and current re-
quirements for S1. SiC schottky diode with a reverse blocking voltage of 650 volts
was selected as the boost diode. Ceramic capacitance (CS1) of 480 pF was incorpo-
rated in parallel to the switching device, to reduce the turn-off losses. The inductor
comprises of Ferroxcube 3C93 MnZn core and litz wire for both the primary and
secondary turns. The ZVT circuit comprises of Cree SiC MOSFET in series with SiC
schottky diode and secondary winding. The ZVT circuit requires accurate time de-
lays for its operation and the TI TMS32028335 micro-processor is selected to handle
this demand.
Fig. 4.5(a) shows the operating waveforms of the PFC with the ZVT circuit
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(a)
(b)
Figure 4.4: (a)Photograph of the experimental prototype (b) Coupled inductor
structure
active at 3300 W. Fig. 4.5(b) depicts some of the salient internal waveforms of
the converter. Voltage across the capacitor Cdis shown in red varies at twice the
line frequency resetting once its voltage reaches the input voltage value. Fig. 4.6
depicts the gate-to-source and drain-to-source voltage waveforms of switch S1 and
the inductor currents. As seen, the drain voltage of S1 falls to zero as the auxiliary
current goes above the primary current after which the gate voltage is triggered,
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(a)
(b)
Figure 4.5: Measured input current ripple (green), input voltage (yellow), output
voltage (red) and current ripple (blue) waveforms with ZVT circuit at 3 kW (Current
THD − 9%) (b) Input (vin) and auxiliary capacitor (vCd) voltage waveforms along
with inductor (iL) and input current
thereby demonstrating ZVS turn-on. The efficiency curves of the converter with and
without the ZVT is shown in Fig. 4.7.
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Figure 4.6: Waveforms of switch S1 and inductor currents, drain-to-source voltage
(red), gate-to-source voltage (grey), auxiliary inductor current (blue), main inductor
current (green)
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Figure 4.7: Efficiency of the PFC converter with and without the ZVT circuit
Though the integrated magnetic performance is significantly better than the hard-
switching counterpart, the efficiency values are lower compared to the discrete induc-
tor implementation. This increase in losses are attributed to the increased core and
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copper loss in the main inductor due to the high ripple current content.
4.4 PFC with ZVT and Half-bridge Circuit
Another modification to the ZVT circuit is to include another inductor and direct
the energy stored in the auxiliary circuit to the DC link. The resonant pole that is
made up of S1 that connects to an auxiliary inductor (Laux1), diodeDaux and capacitor
(Cdis). The capacitor is followed by another small inductor (Laux2) that connects to
the mid point of the half-bridge. There are several advantages to this configuration,
the size of Cdis can be significantly reduced (for example from 35uF to < 5uF in this
work); unlike the configuration in Fig. 4.8, here the voltage across Cdis is constant,
as the half-bridge in the above mentioned isolated dc-dc topologies operate with fixed
duty ratio (and rely on controlling phase-shift or frequency for regulation), and this
results in smaller voltage stress for the auxiliary switch (Vo/2 instead of Vo for this
work) and allows to better optimize the ZVT design for lower losses and extend the
ZVT range. The new inductor added, Laux2, carries a very low dc current leading
to small size and negligible losses. The size of the new Cdis and Laux2 together is
significantly smaller than the original Cdis. There are no additional switches or gate
drive as it uses the switches of the post regulator. Moreover, the inductor current in
the PFC stage has smoother, rectified sine waveform compared to the previous design
where the current has a jump at the instant when the discharge process starts in each
fundamental cycle. A validation of these characteristics is shown in this section.
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Figure 4.8: Schematic of the PFC with modified ZVT that uses a half-bridge of post
dc-dc converter
Figure 4.9: Salient experimental waveforms of the modified ZVT circuit of Fig.
3.1 at 3.3 kW - input current (green), input voltage (yellow), output voltage (pink),
boost inductor current (blue), auxiliary capacitor voltage (violet) and cycle-by-cycle
averaged Laux2 current (red) waveforms. The measured THD in the input current is
3.7%.
This topological change significantly reduces the footprint of the input capacitance
as shown in Fig. 4.9. The additional inductor is designed for 200µH and the film
capacitor is reduced from 30µF to 5µF .
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(a)
(b)
Figure 4.10: Waveforms of drain-to-source voltage (yellow), gate-to-source voltage
(maroon), auxiliary inductor current (blue), main inductor current (green) (a) Switch
S1 with half-bridge at d=0.5 (b) Switch S1 with half-bridge at d=0.4 (c) Switch Saux.
The salient experimental waveforms including input voltage and current, boost
inductor current, and auxiliary capacitor voltage at an output power of 3300 W, 400
V dc link and 500 kHz are shown in Fig. 4.9. The input current THD is 3.7% which
is better than the previous configuration. As seen in the figure, the boost inductor
current is close to a pure rectified since wave and free of the jump seen in the earlier
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Figure 4.11: Waveforms of drain-to-source voltage (yellow), gate-to-source voltage
(maroon), auxiliary inductor current (blue), main inductor current (green) of Switch
Saux.
configuration. The auxiliary capacitor voltage is roughly one-half the dc link voltage
as the half-bridge is operated at 0.5 duty ratio.
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Figure 4.12: Efficiency of the PFC converter at 500 kHz comparing hard-switching,
PFC with ZVT circuit (Fig. 3.1), and PFC with modified ZVT using half-bridge
(Fig. 4.8)
Fig. 4.10(a) depicts the gate-to-source and drain-to-source voltages of switch S1,
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the auxiliary inductor current (Saux current) and the boost inductor current. It can
be seen from the waveform that the main power switch operates at the border of
ZVS and the auxiliary switch with ZCS Due to the resistive damping in the auxiliary
circuit, the main switch turns-off at a non-zero voltage. This effect can be addressed
by operating the half-bridge at duty ratio lower than 0.5 to maintain ZVS as shown
in Fig. 4.10(b). Voltage and current across switch Saux is shown in Fig. 4.11 demon-
strating a significant reduction in current and voltage stress in this device compared
to previously proposed converter shown in Fig. 3.11. The performance of the PFC
with the two ZVT configurations are compared and the corresponding efficiency plots
over the full operating range and at 500 kHz are presented in Fig. 4.12.
4.5 Full On-board Charger System
A 1kW prototype based on the previously proposed topological changes is pre-
sented in this section. Fig. 4.13(a) shows the two stage boost PFC circuit used for
the front-end converter, which is connected to a dual-active bridge converter. The
PFC circuit in this configuration experiences soft-switching based on the topology
proposed in Section 3.2, whereas the system configuration shown in Fig. 4.13(b)
implements the ZVT discharge mechanism proposed in Section 4.4.
The photograph of the entire system can be seen in Fig. 4.14. The design of the
PFC stage is similar to the one elaborated in Section 4.3 which operates at 500kHz
switching frequency. In case of the dual-active bridge converter SiC C2M0065090D
TO-247 packages were selected to meet the desired voltage and current requirements
for both primary and secondary bridges. The current ripple at the DC link is filtered
using EPCOS Inc polypropylene capacitors. A Ferroxcube 3F3 MnZn ferrite core and
litz wire was used to fabricate the transformer. An additional leakage inductance of
80uH was added through a discrete inductor that was placed on top of the main circuit
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Figure 4.13: Circuit diagram of the completely integrated charger system (a) dis-
crete auxiliary ZVT circuit with discharge through main inductor (b) Integrated aux-
iliary ZVT with discharge through post dc-dc stage.
board. A stacked approach using board-to-board headers was utilized for the gate
driver to the main PCB. Discrete gate driver boards for each bridge was designed as
shown in Fig. 4.15 and placed in close proximity to the switches soldered to the main
PCB. A heat sink was designed to span the base of the entire converter to maximize
the heat spreading. An external TI DSP28335 evaluation board was used to generate
the gating pulses and implement the control for the dc-dc stage.
Closed loop control was added and the two converters were cascaded to form
the full charger system. The input was grid tied with an isolation transformer to
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Figure 4.14: Photograph of the full charger system prototype
Figure 4.15: Photograph of the dual active bridge gate drive circuit
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Figure 4.16: Measured input current (blue), input voltage (yellow), boost inductor
current (green), dc-link voltage (pink) and output voltage (red) waveforms with soft-
switching at 1kW
Figure 4.17: Switching level waveforms of bridge voltages and current through the
primary of the transformer connected to DAB
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Figure 4.18: Measured input current (blue), input voltage (yellow), boost inductor
current (green), dc-link voltage (pink) and output voltage (red) waveforms with soft-
switching at 1kW
protect the measurement equipment and the output was resistively loaded using light
bulbs. The dc-dc stage was operated at 250 kHz and the ac-dc stage at 500kHz with
asynschronous operation. The input voltage and current, dc bus voltage and the
output load voltage are shown in Fig. 4.16 for an output power of 1kW. The input
current amplitude of the PFC stage was regulated at 9A peak using a current loop
controller. The current waveform is slightly distorted around the line voltage zero
crossings and this is due to sluggish response of the large boost inductor. Also the
boost inductor current iL has a noticeable jump in current magnitude that coincides
with the discharge of Cdis capacitance. The output DC link voltage was held at 400V
and the following post regulator maintained the voltage at the resistive load at 300V.
The voltage across the primary and secondary bridge of the dual-active bridge and
the current through primary winding of the high frequency transformer is shown in
Fig. 4.17. The boost inductor current iL (green) is also shown in the figure showing
the operating frequency. The efficiency of the full system is 91.3% at this low power
level.
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Figure 4.19: Switching level waveforms of bridge voltages and current through the
primary of the transformer connected to DAB
Fig. 4.18 and Fig. 4.19 shows the low frequency and switching frequency level
waveforms for the ZVT circuit connected to the following dc-dc stage. The converter
was operated at 1kW by regulating the dc-link voltage at 400V similar to the previous
configuration. The output voltage is tightly regulated at 300V to eliminate the 120Hz
ripple across the resistive load. The boost inductor current shown in Fig. 4.18 has a
rectified sine wave envelope and the input current current (violet) iin follows in-phase
with the input voltage. The cycle-by-cycle value of auxiliary inductor (blue) as seen
in the figure processes a fraction of the total power of the circuit and hence a small
value of inductance is sufficient to handle this. The switching level waveforms of DAB
bridges and the current through primary winding of the high frequency transformer
is shown in Fig. 4.19. Current through the auxiliary inductor Laux2, iLa2 is bipolar
depending on the load level, thus the switches in the DAB primary leg experiences
minimal losses due to the additional circuit.
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4.6 Summary
In this chapter, simple modifications tp the zero voltage transition circuit is pro-
posed for a boost-type PFC converter which requires high frequency of operation.
The operating principle and design requirements of the ZVT circuit are presented.
Both the main and the auxiliary switches achieve ZVS and ZCS respectively. The
analysis and performance of this system has been validated experimentally using a
3.3 kW /500 kHz prototype and simulation results showing the internal waveforms of
the converter has been presented in this paper. The auxiliary circuit employing the
coupled inductor improves the overall efficiency by 1.85% reducing the total losses by
39% and the half-bridge configuration by 46% compared to hard-switched operation
near full load.
88
REFERENCES
[1] J. Ward, D. Gohlke, and R. Nealer. Vehicle technology office: Analysis program
overview,. [Online]. Available: http://energy.gov/sites/prod/files/2016/06/f33/
van999 ward 2016 o web.pdf
[2] S. G. Wirasingha, N. Schofield, and A. Emadi, “Plug-in hybrid electric vehicle
developments in the us: Trends, barriers, and economic feasibility,” in 2008 IEEE
Vehicle Power and Propulsion Conference, Sept 2008, pp. 1–8.
[3] Global market for electric vehicles in 2012,.
[Online]. Available: http://www.statista.com/statistics/271537/
worldwide-revenue-from-electric-vehicles-since-2010/
[4] Bloomberg. Heres how electric cars will cause the next oil crisis,. [Online].
Available: http://www.bloomberg.com/features/2016-ev-oil-crisis/
[5] L. D. Sousa, B. Silvestre, and B. Bouchez, “A combined multiphase electric drive
and fast battery charger for electric vehicles,” in 2010 IEEE Vehicle Power and
Propulsion Conference, Sept 2010, pp. 1–6.
[6] K. Morrow, D. Karner, and J. Francfort, “Plug-in hybrid electric vehicle charging
infrastructure review,” in U.S. Dept of Energy Vehicle Tech. Program - Advanced
Vehicle Testing Activity, Nov 2008.
[7] SAE. (2016, feb) SAE J1772: Electric vehicle and plug in hybrid
electric vehicle conductive charge coupler. [Online]. Available: http:
//standards.sae.org/j1772 201602/
[8] D. P. Tuttle and R. Baldick, “The evolution of plug-in electric vehicle-grid inter-
actions,” IEEE Transactions on Smart Grid, vol. 3, no. 1, pp. 500–505, March
2012.
[9] Technology review and safety assessment standards review
and gap assessment,. [Online]. Available: http://www.nfpa.org/
research/fire-protection-research-foundation/projects-reports-and-proceedings/
electrical-safety/new-technologies-and-electrical-safety
[10] S. W. Hadley, “Evaluating the impact of plug-in hybrid electric vehicles on re-
gional electricity supplies,” in Bulk Power System Dynamics and Control - VII.
Revitalizing Operational Reliability, 2007 iREP Symposium, Aug 2007, pp. 1–12.
[11] B. Singh, B. N. Singh, A. Chandra, K. Al-Haddad, A. Pandey, and D. P. Kothari,
“A review of single-phase improved power quality ac-dc converters,” IEEE Trans-
actions on Industrial Electronics, vol. 50, no. 5, pp. 962–981, Oct 2003.
89
[12] Developing infrastructure to charge plug-in electric vehi-
cles,. [Online]. Available: http://www.statista.com/statistics/271537/
worldwide-revenue-from-electric-vehicles-since-2010/
[13] M. Yilmaz and P. T. Krein, “Review of battery charger topologies, charging
power levels, and infrastructure for plug-in electric and hybrid vehicles,” IEEE
Transactions on Power Electronics, vol. 28, no. 5, pp. 2151–2169, May 2013.
[14] D. Xu, J. Zhang, W. Chen, J. Lin, and F. C. Lee, “Evaluation of output filter
capacitor current ripples in single phase pfc converters,” in Power Conversion
Conference, 2002. PCC-Osaka 2002. Proceedings of the, vol. 3, 2002, pp. 1226–
1231 vol.3.
[15] L. Balogh and R. Redl, “Power-factor correction with interleaved boost convert-
ers in continuous-inductor-current mode,” in Applied Power Electronics Con-
ference and Exposition, 1993. APEC ’93. Conference Proceedings 1993., Eighth
Annual, Mar 1993, pp. 168–174.
[16] T. Nussbaumer, K. Raggl, and J. W. Kolar, “Design guidelines for interleaved
single-phase boost pfc circuits,” IEEE Transactions on Industrial Electronics,
vol. 56, no. 7, pp. 2559–2573, July 2009.
[17] P. Kong, S. Wang, F. C. Lee, and C. Wang, “Common-mode emi study and re-
duction technique for the interleaved multichannel pfc converter,” IEEE Trans-
actions on Power Electronics, vol. 23, no. 5, pp. 2576–2584, Sept 2008.
[18] R. Srinivasan and R. Oruganti, “A unity power factor converter using half-bridge
boost topology,” IEEE Transactions on Power Electronics, vol. 13, no. 3, pp.
487–500, May 1998.
[19] Y. Jang and M. M. Jovanovic, “A bridgeless pfc boost rectifier with optimized
magnetic utilization,” IEEE Transactions on Power Electronics, vol. 24, no. 1,
pp. 85–93, Jan 2009.
[20] L. Huber, Y. Jang, and M. M. Jovanovic, “Performance evaluation of bridgeless
pfc boost rectifiers,” IEEE Transactions on Power Electronics, vol. 23, no. 3, pp.
1381–1390, May 2008.
[21] W. Frank, M. Reddig, and M. Schlenk, “New control methods for rectifier-less
pfc-stages,” in Proceedings of the IEEE International Symposium on Industrial
Electronics, 2005. ISIE 2005., vol. 2, June 2005, pp. 489–493 vol. 2.
[22] F. Musavi, W. Eberle, and W. G. Dunford, “A phase shifted semi-bridgeless
boost power factor corrected converter for plug in hybrid electric vehicle battery
chargers,” in Applied Power Electronics Conference and Exposition (APEC),
2011 Twenty-Sixth Annual IEEE, March 2011, pp. 821–828.
[23] F. Musavi, M. Edington, W. Eberle, and W. G. Dunford, “Evaluation and effi-
ciency comparison of front end ac-dc plug-in hybrid charger topologies,” IEEE
Transactions on Smart Grid, vol. 3, no. 1, pp. 413–421, March 2012.
90
[24] Y. Du, S. Lukic, B. Jacobson, and A. Huang, “Review of high power isolated
bi-directional DC-DC converters for PHEV/EV DC charging infrastructure,” pp.
553–560, 2011.
[25] D. Gautam, F. Musavi, M. Edington, W. Eberle, and W. G. Dunford, “A zero
voltage switching full-bridge dc-dc converter with capacitive output filter for a
plug-in-hybrid electric vehicle battery charger,” in 2012 Twenty-Seventh Annual
IEEE Applied Power Electronics Conference and Exposition (APEC), Feb 2012,
pp. 1381–1386.
[26] R. j. King and T. A. Stuart, “Modeling the full-bridge series-resonant power
converter,” IEEE Transactions on Aerospace and Electronic Systems, vol. AES-
18, no. 4, pp. 449–459, July 1982.
[27] J. A. Sabate, V. Vlatkovic, R. B. Ridley, F. C. Lee, and B. H. Cho, “De-
sign considerations for high-voltage high-power full-bridge zero-voltage-switched
pwm converter,” in Applied Power Electronics Conference and Exposition, 1990.
APEC ’90, Conference Proceedings 1990., Fifth Annual, March 1990, pp. 275–
284.
[28] A. K. Rathore and X. Li, “Comparison of zero-voltage-switching current-fed full-
bridge and half-bridge isolated dc/dc converters with active-clamp,” in Power
Electronics and Drive Systems (PEDS), 2011 IEEE Ninth International Confer-
ence on, Dec 2011, pp. 133–138.
[29] R. Steigerwald, R. De Doncker, and M. Kheraluwala, “A comparison of high
power DC-to-DC soft-switched converter topologies,” pp. 1090–1096 vol.2, 1994.
[30] L. Zhu, “A novel soft-commutating isolated boost full-bridge zvs-pwm dc-dc
converter for bidirectional high power applications,” in Power Electronics Spe-
cialists Conference, 2004. PESC 04. 2004 IEEE 35th Annual, vol. 3, June 2004,
pp. 2141–2146 Vol.3.
[31] K. Rajapandian, V. Ramanarayanan, and R. Ramkumar, “A 250 kHz/560 W
phase modulated converter,” vol. 1, pp. 20–26 vol.1, 1996.
[32] F. Krismer, “Modeling and optimization of bidirectional dual active bridge dc-dc
converter topologies,” Ph.D. dissertation, Swiss Federal Institute of Technology
Zurich (ETH Zurich), 2010.
[33] R. De Doncker, D. Divan, and M. Kheraluwala, “A three-phase soft-switched
high-power-density DC/DC converter for high-power applications,” IEEE Trans-
actions on Industry Applications, vol. 27, no. 1, pp. 63–73, 1991.
[34] M. Kheraluwala, R. Gascoigne, D. Divan, and E. Baumann, “Performance char-
acterization of a high-power dual active bridge DC-to-DC converter,” IEEE
Transactions on Industry Applications, vol. 28, no. 6, pp. 1294–1301, 1992.
[35] H. Krishnamurthy and R. Ayyanar, “Stability analysis of cascaded converters
for bidirectional power flow applications,” pp. 1–8, 2008.
91
[36] H. Li, F. Z. Peng, and J. Lawler, “A natural ZVS medium-power bidirectional
DC-DC converter with minimum number of devices,” IEEE Transactions on
Industry Applications, vol. 39, no. 2, pp. 525–535, 2003.
[37] C. Zhao and J. Kolar, “A novel three-phase three-port UPS employing a single
high-frequency isolation transformer,” vol. 6, pp. 4135–4141 Vol.6, 2004.
[38] S. Falcones, R. Ayyanar, and X. Mao, “A DC-DC multiport-converter-based
solid-state transformer integrating distributed generation and storage,” IEEE
Transactions on Power Electronics, vol. 28, no. 5, pp. 2192–2203, 2013.
[39] S. Inoue and H. Akagi, “A bidirectional isolated DC-DC converter as a core
circuit of the next-generation medium-voltage power conversion system,” IEEE
Transactions on Power Electronics, vol. 22, no. 2, pp. 535–542, 2007.
[40] H. Krishnamurthy and R. Ayyanar, “Building block converter module for uni-
versal (AC-DC, DC-AC, DC-DC) fully modular power conversion architecture,”
pp. 483–489, 2007.
[41] H. Qin and J. Kimball, “Solid-state transformer architecture using AC-AC dual-
active-bridge converter,” IEEE Transactions on Industrial Electronics,, vol. 60,
no. 9, pp. 3720–3730, 2013.
[42] S. Falcones, X. Mao, and R. Ayyanar, “Topology comparison for solid state
transformer implementation,” pp. 1–8, 2010.
[43] K. Vangen, T. Melaa, S. Bergsmark, and R. Nilsen, “Efficient high-frequency
soft-switched power converter with signal processor control,” pp. 631–639, 1991.
[44] K. Vangen, T. Melaa, and A. Adnanes, “Soft-switched high-frequency, high
power DC/AC converter with igbt,” pp. 26–33 vol.1, 1992.
[45] G. Oggier, G. Garcia, and A. Oliva, “Switching control strategy to minimize
dual active bridge converter losses,” IEEE Transactions on Power Electronics,
vol. 24, no. 7, pp. 1826–1838, 2009.
[46] H. Bai and C. Mi, “Eliminate reactive power and increase system efficiency
of isolated bidirectional dual-active-bridge DC-DC converters using novel dual-
phase-shift control,” IEEE Transactions on Power Electronics, vol. 23, no. 6, pp.
2905–2914, 2008.
[47] A. Jain and R. Ayyanar, “PWM control of dual active bridge: Comprehensive
analysis and experimental verification,” IEEE Transactions on Power Electron-
ics, vol. 26, no. 4, pp. 1215–1227, 2011.
[48] L. Mweene, C. Wright, and M. Schlecht, “A 1 kW 500 kHz front-end converter for
a distributed power supply system,” IEEE Transactions on Power Electronics,
vol. 6, no. 3, pp. 398–407, 1991.
92
[49] A. K. S. Bhat and S. Dewan, “Analysis and design of a high-frequency res-
onant converter using LCC-type commutation,” IEEE Transactions on Power
Electronics, vol. PE-2, no. 4, pp. 291–301, 1987.
[50] R. Steigerwald, “A comparison of half-bridge resonant converter topologies,”
IEEE Transactions on Power Electronics, vol. 3, no. 2, pp. 174–182, 1988.
[51] G. Reed, L. Solomon, and B. Grainger, “Prototype development of a full-bridge
isolated boost converter for solar photovoltaic systems integration,” pp. 1–6,
2010.
[52] Spectrum digital inc. 2003,. [Online]. Available: http://www.spectrumdigital.
com
[53] Y. W. Kim, J. H. Kim, K. Y. Choi, B. S. Suh, and R. Y. Kim, “A novel soft-
switched auxiliary resonant circuit of a pfc zvt-pwm boost converter for an in-
tegrated multichip power module fabrication,” IEEE Transactions on Industry
Applications, vol. 49, no. 6, pp. 2802–2809, Nov 2013.
[54] M. H. Kheraluwala and R. W. D. Doncker, “Single phase unity power factor
control for dual active bridge converter,” in Conference Record of the 1993 IEEE
Industry Applications Conference Twenty-Eighth IAS Annual Meeting, Oct 1993,
pp. 909–916 vol.2.
[55] J. Everts, F. Krismer, J. V. den Keybus, J. Driesen, and J. W. Kolar, “Optimal
zvs modulation of single-phase single-stage bidirectional dab ac/dc converters,”
IEEE Transactions on Power Electronics, vol. 29, no. 8, pp. 3954–3970, Aug
2014.
[56] J. P. M. Figueiredo, F. L. Tofoli, and B. L. A. Silva, “A review of single-phase
pfc topologies based on the boost converter,” in Industry Applications (INDUS-
CON), 2010 9th IEEE/IAS International Conference on, Nov 2010, pp. 1–6.
[57] R. Streit and D. Tollik, “High efficiency telecom rectifier using a novel soft-
switched boost-based input current shaper,” in Telecommunications Energy Con-
ference, 1991. INTELEC ’91., 13th International, Nov 1991, pp. 720–726.
[58] G. Hua, C.-S. Leu, Y. Jiang, and F. C. Y. Lee, “Novel zero-voltage-transition
pwm converters,” IEEE Transactions on Power Electronics, vol. 9, no. 2, pp.
213–219, Mar 1994.
[59] C. Rizet, J. P. Ferrieux, P. L. Moigne, P. Delarue, and A. Lacarnoy, “A simpli-
fied resonant pole for three-level soft-switching pfc rectifier used in ups,” IEEE
Transactions on Industrial Electronics, vol. 57, no. 8, pp. 2739–2746, Aug 2010.
[60] A. V. da Costa, C. H. G. Treviso, and L. C. de Freitas, “A new zcs-zvs-pwm
boost converter with unity power factor operation,” in Applied Power Electron-
ics Conference and Exposition, 1994. APEC ’94. Conference Proceedings 1994.,
Ninth Annual, Feb 1994, pp. 404–410 vol.1.
93
[61] F. J. M. de Seixas and D. C. Martins, “The zvs-pwm commutation cell applied
to the dc-ac converter,” IEEE Transactions on Power Electronics, vol. 12, no. 4,
pp. 726–733, Jul 1997.
[62] W. Huang and G. Moschopoulos, “A new family of zero-voltage-transition pwm
converters with dual active auxiliary circuits,” IEEE Transactions on Power
Electronics, vol. 21, no. 2, pp. 370–379, March 2006.
[63] M. L. S. Martins and H. L. Hey, “Self-commutated auxiliary circuit zvt pwm
converters,” IEEE Transactions on Power Electronics, vol. 19, no. 6, pp. 1435–
1445, Nov 2004.
[64] T.-W. Kim, H.-S. Kim, and H.-W. Ahn, “An improved zvt pwm boost converter,”
in Power Electronics Specialists Conference, 2000. PESC 00. 2000 IEEE 31st
Annual, vol. 2, 2000, pp. 615–619 vol.2.
[65] J. P. Gegner and C. Q. Lee, “Zero-voltage-transition converters using a sim-
ple magnetic feedback technique,” in Power Electronics Specialists Conference,
PESC ’94 Record., 25th Annual IEEE, Jun 1994, pp. 590–596 vol.1.
[66] D. C. Martins, F. J. M. de Seixas, J. A. Brilhante, and I. Barbi, “A family of dc-
to-dc pwm converters using a new zvs commutation cell,” in Power Electronics
Specialists Conference, 1993. PESC ’93 Record., 24th Annual IEEE, Jun 1993,
pp. 524–530.
[67] M. Pavlovsk, G. Guidi, and A. Kawamura, “Buck/boost dc/dc converter topol-
ogy with soft switching in the whole operating region,” IEEE Transactions on
Power Electronics, vol. 29, no. 2, pp. 851–862, Feb 2014.
[68] M. R. Mohammadi and H. Farzanehfard, “Analysis of diode reverse recovery
effect on the improvement of soft-switching range in zero-voltage-transition bidi-
rectional converters,” IEEE Transactions on Industrial Electronics, vol. 62, no. 3,
pp. 1471–1479, March 2015.
[69] Y. Xia and R. Ayyanar, “High performance zvt with bus clamping modulation
technique for single phase full bridge inverters,” in 2016 IEEE Applied Power
Electronics Conference and Exposition (APEC), March 2016, pp. 3364–3369.
[70] M. L. Martins, H. A. Grundling, H. Pinheiro, J. R. Pinheiro, and H. L. Hey, “A
zvt pwm boost converter using an auxiliary resonant source,” in Applied Power
Electronics Conference and Exposition, 2002. APEC 2002. Seventeenth Annual
IEEE, vol. 2, 2002, pp. 1101–1107 vol.2.
[71] N. Lakshminarasamma and V. Ramanarayanan, “A family of auxiliary switch
zvs-pwm dc/dc converters with coupled inductor,” IEEE Transactions on Power
Electronics, vol. 22, no. 5, pp. 2008–2017, Sept 2007.
[72] R. W. D. Doncker and J. P. Lyons, “The auxiliary resonant commutated pole
converter,” in Industry Applications Society Annual Meeting, 1990., Conference
Record of the 1990 IEEE, Oct 1990, pp. 1228–1235 vol.2.
94
[73] F. R. Dijkhuizen and J. L. Duarte, “Pulse commutation in nested-cell converters
through auxiliary resonant pole concepts,” in Industry Applications Conference,
2001. Thirty-Sixth IAS Annual Meeting. Conference Record of the 2001 IEEE,
vol. 3, Sept 2001, pp. 1731–1738 vol.3.
[74] R. Ayyanar, “Zero-voltage transition in power converters with an auxiliary
circuit,” Jul. 16 2015, wO Patent App. PCT/US2015/010,316. [Online].
Available: http://www.google.com/patents/WO2015105795A1?cl=en
[75] S. Kulasekaran and R. Ayyanar, “A 500 khz, 3 kw power factor correction circuit
with low loss auxiliary zvt circuit,” in 2016 IEEE Energy Conversion Congress
and Exposition (ECCE), Sept 2016, pp. 1–7.
[76] W. McMurray, “Selection of snubbers and clamps to optimize the design of tran-
sistor switching converters,” Industry Applications, IEEE Transactions on, vol.
IA-16, no. 4, pp. 513–523, July 1980.
[77] J. L. Russi, M. L. S. Martins, H. A. Grundling, H. Pinheiro, J. R. Pinheiro, and
H. L. Hey, “A unified design criterion for zvt dc-dc pwm converters with constant
auxiliary voltage source,” IEEE Transactions on Industrial Electronics, vol. 52,
no. 5, pp. 1261–1270, Oct 2005.
95
